2 * AMD 10Gb Ethernet driver
4 * This file is available to you under your choice of the following two
9 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
11 * This file is free software; you may copy, redistribute and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation, either version 2 of the License, or (at
14 * your option) any later version.
16 * This file is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
21 * You should have received a copy of the GNU General Public License
22 * along with this program. If not, see <http://www.gnu.org/licenses/>.
24 * This file incorporates work covered by the following copyright and
26 * The Synopsys DWC ETHER XGMAC Software Driver and documentation
27 * (hereinafter "Software") is an unsupported proprietary work of Synopsys,
28 * Inc. unless otherwise expressly agreed to in writing between Synopsys
31 * The Software IS NOT an item of Licensed Software or Licensed Product
32 * under any End User Software License Agreement or Agreement for Licensed
33 * Product with Synopsys or any supplement thereto. Permission is hereby
34 * granted, free of charge, to any person obtaining a copy of this software
35 * annotated with this license and the Software, to deal in the Software
36 * without restriction, including without limitation the rights to use,
37 * copy, modify, merge, publish, distribute, sublicense, and/or sell copies
38 * of the Software, and to permit persons to whom the Software is furnished
39 * to do so, subject to the following conditions:
41 * The above copyright notice and this permission notice shall be included
42 * in all copies or substantial portions of the Software.
44 * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"
45 * BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
46 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
47 * PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS
48 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
49 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
50 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
51 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
52 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
53 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
54 * THE POSSIBILITY OF SUCH DAMAGE.
57 * License 2: Modified BSD
59 * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.
60 * All rights reserved.
62 * Redistribution and use in source and binary forms, with or without
63 * modification, are permitted provided that the following conditions are met:
64 * * Redistributions of source code must retain the above copyright
65 * notice, this list of conditions and the following disclaimer.
66 * * Redistributions in binary form must reproduce the above copyright
67 * notice, this list of conditions and the following disclaimer in the
68 * documentation and/or other materials provided with the distribution.
69 * * Neither the name of Advanced Micro Devices, Inc. nor the
70 * names of its contributors may be used to endorse or promote products
71 * derived from this software without specific prior written permission.
73 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
74 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
75 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
76 * ARE DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
77 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
78 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
79 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
80 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
81 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
82 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
84 * This file incorporates work covered by the following copyright and
86 * The Synopsys DWC ETHER XGMAC Software Driver and documentation
87 * (hereinafter "Software") is an unsupported proprietary work of Synopsys,
88 * Inc. unless otherwise expressly agreed to in writing between Synopsys
91 * The Software IS NOT an item of Licensed Software or Licensed Product
92 * under any End User Software License Agreement or Agreement for Licensed
93 * Product with Synopsys or any supplement thereto. Permission is hereby
94 * granted, free of charge, to any person obtaining a copy of this software
95 * annotated with this license and the Software, to deal in the Software
96 * without restriction, including without limitation the rights to use,
97 * copy, modify, merge, publish, distribute, sublicense, and/or sell copies
98 * of the Software, and to permit persons to whom the Software is furnished
99 * to do so, subject to the following conditions:
101 * The above copyright notice and this permission notice shall be included
102 * in all copies or substantial portions of the Software.
104 * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"
105 * BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
106 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
107 * PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS
108 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
109 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
110 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
111 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
112 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
113 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
114 * THE POSSIBILITY OF SUCH DAMAGE.
117 #include <linux/module.h>
118 #include <linux/device.h>
119 #include <linux/spinlock.h>
120 #include <linux/netdevice.h>
121 #include <linux/etherdevice.h>
122 #include <linux/io.h>
123 #include <linux/notifier.h>
126 #include "xgbe-common.h"
128 MODULE_AUTHOR("Tom Lendacky <thomas.lendacky@amd.com>");
129 MODULE_LICENSE("Dual BSD/GPL");
130 MODULE_DESCRIPTION(XGBE_DRV_DESC);
132 static int debug = -1;
133 module_param(debug, int, 0644);
134 MODULE_PARM_DESC(debug, " Network interface message level setting");
136 static const u32 default_msg_level = (NETIF_MSG_LINK | NETIF_MSG_IFDOWN |
139 static void xgbe_default_config(struct xgbe_prv_data *pdata)
141 DBGPR("-->xgbe_default_config\n");
143 pdata->blen = DMA_SBMR_BLEN_64;
144 pdata->pbl = DMA_PBL_128;
146 pdata->rd_osr_limit = 8;
147 pdata->wr_osr_limit = 8;
148 pdata->tx_sf_mode = MTL_TSF_ENABLE;
149 pdata->tx_threshold = MTL_TX_THRESHOLD_64;
150 pdata->tx_osp_mode = DMA_OSP_ENABLE;
151 pdata->rx_sf_mode = MTL_RSF_DISABLE;
152 pdata->rx_threshold = MTL_RX_THRESHOLD_64;
153 pdata->pause_autoneg = 1;
156 pdata->phy_speed = SPEED_UNKNOWN;
157 pdata->power_down = 0;
159 DBGPR("<--xgbe_default_config\n");
162 static void xgbe_init_all_fptrs(struct xgbe_prv_data *pdata)
164 xgbe_init_function_ptrs_dev(&pdata->hw_if);
165 xgbe_init_function_ptrs_phy(&pdata->phy_if);
166 xgbe_init_function_ptrs_i2c(&pdata->i2c_if);
167 xgbe_init_function_ptrs_desc(&pdata->desc_if);
169 pdata->vdata->init_function_ptrs_phy_impl(&pdata->phy_if);
172 struct xgbe_prv_data *xgbe_alloc_pdata(struct device *dev)
174 struct xgbe_prv_data *pdata;
175 struct net_device *netdev;
177 netdev = alloc_etherdev_mq(sizeof(struct xgbe_prv_data),
178 XGBE_MAX_DMA_CHANNELS);
180 dev_err(dev, "alloc_etherdev_mq failed\n");
181 return ERR_PTR(-ENOMEM);
183 SET_NETDEV_DEV(netdev, dev);
184 pdata = netdev_priv(netdev);
185 pdata->netdev = netdev;
188 spin_lock_init(&pdata->lock);
189 spin_lock_init(&pdata->xpcs_lock);
190 mutex_init(&pdata->rss_mutex);
191 spin_lock_init(&pdata->tstamp_lock);
192 mutex_init(&pdata->i2c_mutex);
193 init_completion(&pdata->i2c_complete);
194 init_completion(&pdata->mdio_complete);
195 INIT_LIST_HEAD(&pdata->vxlan_ports);
197 pdata->msg_enable = netif_msg_init(debug, default_msg_level);
199 set_bit(XGBE_DOWN, &pdata->dev_state);
200 set_bit(XGBE_STOPPED, &pdata->dev_state);
205 void xgbe_free_pdata(struct xgbe_prv_data *pdata)
207 struct net_device *netdev = pdata->netdev;
212 void xgbe_set_counts(struct xgbe_prv_data *pdata)
214 /* Set all the function pointers */
215 xgbe_init_all_fptrs(pdata);
217 /* Populate the hardware features */
218 xgbe_get_all_hw_features(pdata);
220 /* Set default max values if not provided */
221 if (!pdata->tx_max_channel_count)
222 pdata->tx_max_channel_count = pdata->hw_feat.tx_ch_cnt;
223 if (!pdata->rx_max_channel_count)
224 pdata->rx_max_channel_count = pdata->hw_feat.rx_ch_cnt;
226 if (!pdata->tx_max_q_count)
227 pdata->tx_max_q_count = pdata->hw_feat.tx_q_cnt;
228 if (!pdata->rx_max_q_count)
229 pdata->rx_max_q_count = pdata->hw_feat.rx_q_cnt;
231 /* Calculate the number of Tx and Rx rings to be created
232 * -Tx (DMA) Channels map 1-to-1 to Tx Queues so set
233 * the number of Tx queues to the number of Tx channels
235 * -Rx (DMA) Channels do not map 1-to-1 so use the actual
236 * number of Rx queues or maximum allowed
238 pdata->tx_ring_count = min_t(unsigned int, num_online_cpus(),
239 pdata->hw_feat.tx_ch_cnt);
240 pdata->tx_ring_count = min_t(unsigned int, pdata->tx_ring_count,
241 pdata->tx_max_channel_count);
242 pdata->tx_ring_count = min_t(unsigned int, pdata->tx_ring_count,
243 pdata->tx_max_q_count);
245 pdata->tx_q_count = pdata->tx_ring_count;
247 pdata->rx_ring_count = min_t(unsigned int, num_online_cpus(),
248 pdata->hw_feat.rx_ch_cnt);
249 pdata->rx_ring_count = min_t(unsigned int, pdata->rx_ring_count,
250 pdata->rx_max_channel_count);
252 pdata->rx_q_count = min_t(unsigned int, pdata->hw_feat.rx_q_cnt,
253 pdata->rx_max_q_count);
255 if (netif_msg_probe(pdata)) {
256 dev_dbg(pdata->dev, "TX/RX DMA channel count = %u/%u\n",
257 pdata->tx_ring_count, pdata->rx_ring_count);
258 dev_dbg(pdata->dev, "TX/RX hardware queue count = %u/%u\n",
259 pdata->tx_q_count, pdata->rx_q_count);
263 int xgbe_config_netdev(struct xgbe_prv_data *pdata)
265 struct net_device *netdev = pdata->netdev;
266 struct device *dev = pdata->dev;
269 netdev->irq = pdata->dev_irq;
270 netdev->base_addr = (unsigned long)pdata->xgmac_regs;
271 memcpy(netdev->dev_addr, pdata->mac_addr, netdev->addr_len);
273 /* Initialize ECC timestamps */
274 pdata->tx_sec_period = jiffies;
275 pdata->tx_ded_period = jiffies;
276 pdata->rx_sec_period = jiffies;
277 pdata->rx_ded_period = jiffies;
278 pdata->desc_sec_period = jiffies;
279 pdata->desc_ded_period = jiffies;
281 /* Issue software reset to device */
282 ret = pdata->hw_if.exit(pdata);
284 dev_err(dev, "software reset failed\n");
288 /* Set default configuration data */
289 xgbe_default_config(pdata);
291 /* Set the DMA mask */
292 ret = dma_set_mask_and_coherent(dev,
293 DMA_BIT_MASK(pdata->hw_feat.dma_width));
295 dev_err(dev, "dma_set_mask_and_coherent failed\n");
299 /* Set default max values if not provided */
300 if (!pdata->tx_max_fifo_size)
301 pdata->tx_max_fifo_size = pdata->hw_feat.tx_fifo_size;
302 if (!pdata->rx_max_fifo_size)
303 pdata->rx_max_fifo_size = pdata->hw_feat.rx_fifo_size;
305 /* Set and validate the number of descriptors for a ring */
306 BUILD_BUG_ON_NOT_POWER_OF_2(XGBE_TX_DESC_CNT);
307 pdata->tx_desc_count = XGBE_TX_DESC_CNT;
309 BUILD_BUG_ON_NOT_POWER_OF_2(XGBE_RX_DESC_CNT);
310 pdata->rx_desc_count = XGBE_RX_DESC_CNT;
312 /* Adjust the number of queues based on interrupts assigned */
313 if (pdata->channel_irq_count) {
314 pdata->tx_ring_count = min_t(unsigned int, pdata->tx_ring_count,
315 pdata->channel_irq_count);
316 pdata->rx_ring_count = min_t(unsigned int, pdata->rx_ring_count,
317 pdata->channel_irq_count);
319 if (netif_msg_probe(pdata))
321 "adjusted TX/RX DMA channel count = %u/%u\n",
322 pdata->tx_ring_count, pdata->rx_ring_count);
325 /* Initialize RSS hash key */
326 netdev_rss_key_fill(pdata->rss_key, sizeof(pdata->rss_key));
328 XGMAC_SET_BITS(pdata->rss_options, MAC_RSSCR, IP2TE, 1);
329 XGMAC_SET_BITS(pdata->rss_options, MAC_RSSCR, TCP4TE, 1);
330 XGMAC_SET_BITS(pdata->rss_options, MAC_RSSCR, UDP4TE, 1);
332 /* Call MDIO/PHY initialization routine */
333 pdata->debugfs_an_cdr_workaround = pdata->vdata->an_cdr_workaround;
334 ret = pdata->phy_if.phy_init(pdata);
338 /* Set device operations */
339 netdev->netdev_ops = xgbe_get_netdev_ops();
340 netdev->ethtool_ops = xgbe_get_ethtool_ops();
341 #ifdef CONFIG_AMD_XGBE_DCB
342 netdev->dcbnl_ops = xgbe_get_dcbnl_ops();
345 /* Set device features */
346 netdev->hw_features = NETIF_F_SG |
353 NETIF_F_HW_VLAN_CTAG_RX |
354 NETIF_F_HW_VLAN_CTAG_TX |
355 NETIF_F_HW_VLAN_CTAG_FILTER;
357 if (pdata->hw_feat.rss)
358 netdev->hw_features |= NETIF_F_RXHASH;
360 if (pdata->hw_feat.vxn) {
361 netdev->hw_enc_features = NETIF_F_SG |
368 NETIF_F_GSO_UDP_TUNNEL |
369 NETIF_F_GSO_UDP_TUNNEL_CSUM |
370 NETIF_F_RX_UDP_TUNNEL_PORT;
372 netdev->hw_features |= NETIF_F_GSO_UDP_TUNNEL |
373 NETIF_F_GSO_UDP_TUNNEL_CSUM |
374 NETIF_F_RX_UDP_TUNNEL_PORT;
376 pdata->vxlan_offloads_set = 1;
377 pdata->vxlan_features = NETIF_F_GSO_UDP_TUNNEL |
378 NETIF_F_GSO_UDP_TUNNEL_CSUM |
379 NETIF_F_RX_UDP_TUNNEL_PORT;
382 netdev->vlan_features |= NETIF_F_SG |
388 netdev->features |= netdev->hw_features;
389 pdata->netdev_features = netdev->features;
391 netdev->priv_flags |= IFF_UNICAST_FLT;
393 netdev->max_mtu = XGMAC_JUMBO_PACKET_MTU;
395 /* Use default watchdog timeout */
396 netdev->watchdog_timeo = 0;
398 xgbe_init_rx_coalesce(pdata);
399 xgbe_init_tx_coalesce(pdata);
401 netif_carrier_off(netdev);
402 ret = register_netdev(netdev);
404 dev_err(dev, "net device registration failed\n");
408 if (IS_REACHABLE(CONFIG_PTP_1588_CLOCK))
409 xgbe_ptp_register(pdata);
411 xgbe_debugfs_init(pdata);
413 netif_dbg(pdata, drv, pdata->netdev, "%u Tx software queues\n",
414 pdata->tx_ring_count);
415 netif_dbg(pdata, drv, pdata->netdev, "%u Rx software queues\n",
416 pdata->rx_ring_count);
421 void xgbe_deconfig_netdev(struct xgbe_prv_data *pdata)
423 struct net_device *netdev = pdata->netdev;
425 xgbe_debugfs_exit(pdata);
427 if (IS_REACHABLE(CONFIG_PTP_1588_CLOCK))
428 xgbe_ptp_unregister(pdata);
430 unregister_netdev(netdev);
432 pdata->phy_if.phy_exit(pdata);
435 static int xgbe_netdev_event(struct notifier_block *nb, unsigned long event,
438 struct net_device *netdev = netdev_notifier_info_to_dev(data);
439 struct xgbe_prv_data *pdata = netdev_priv(netdev);
441 if (netdev->netdev_ops != xgbe_get_netdev_ops())
445 case NETDEV_CHANGENAME:
446 xgbe_debugfs_rename(pdata);
457 static struct notifier_block xgbe_netdev_notifier = {
458 .notifier_call = xgbe_netdev_event,
461 static int __init xgbe_mod_init(void)
465 ret = register_netdevice_notifier(&xgbe_netdev_notifier);
469 ret = xgbe_platform_init();
471 goto err_platform_init;
473 ret = xgbe_pci_init();
480 xgbe_platform_exit();
482 unregister_netdevice_notifier(&xgbe_netdev_notifier);
486 static void __exit xgbe_mod_exit(void)
490 xgbe_platform_exit();
492 unregister_netdevice_notifier(&xgbe_netdev_notifier);
495 module_init(xgbe_mod_init);
496 module_exit(xgbe_mod_exit);