2 * Copyright 2016 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #include <linux/pci.h>
27 #include "vega10_inc.h"
28 #include "soc15_common.h"
29 #include "vega10_smumgr.h"
30 #include "vega10_hwmgr.h"
31 #include "vega10_ppsmc.h"
32 #include "smu9_driver_if.h"
33 #include "smu9_smumgr.h"
34 #include "ppatomctrl.h"
38 static int vega10_copy_table_from_smc(struct pp_hwmgr *hwmgr,
39 uint8_t *table, int16_t table_id)
41 struct vega10_smumgr *priv = hwmgr->smu_backend;
42 struct amdgpu_device *adev = hwmgr->adev;
44 PP_ASSERT_WITH_CODE(table_id < MAX_SMU_TABLE,
45 "Invalid SMU Table ID!", return -EINVAL);
46 PP_ASSERT_WITH_CODE(priv->smu_tables.entry[table_id].version != 0,
47 "Invalid SMU Table version!", return -EINVAL);
48 PP_ASSERT_WITH_CODE(priv->smu_tables.entry[table_id].size != 0,
49 "Invalid SMU Table Length!", return -EINVAL);
50 smu9_send_msg_to_smc_with_parameter(hwmgr,
51 PPSMC_MSG_SetDriverDramAddrHigh,
52 upper_32_bits(priv->smu_tables.entry[table_id].mc_addr));
53 smu9_send_msg_to_smc_with_parameter(hwmgr,
54 PPSMC_MSG_SetDriverDramAddrLow,
55 lower_32_bits(priv->smu_tables.entry[table_id].mc_addr));
56 smu9_send_msg_to_smc_with_parameter(hwmgr,
57 PPSMC_MSG_TransferTableSmu2Dram,
58 priv->smu_tables.entry[table_id].table_id);
61 amdgpu_asic_flush_hdp(adev, NULL);
63 memcpy(table, priv->smu_tables.entry[table_id].table,
64 priv->smu_tables.entry[table_id].size);
69 static int vega10_copy_table_to_smc(struct pp_hwmgr *hwmgr,
70 uint8_t *table, int16_t table_id)
72 struct vega10_smumgr *priv = hwmgr->smu_backend;
73 struct amdgpu_device *adev = hwmgr->adev;
75 /* under sriov, vbios or hypervisor driver
76 * has already copy table to smc so here only skip it
81 PP_ASSERT_WITH_CODE(table_id < MAX_SMU_TABLE,
82 "Invalid SMU Table ID!", return -EINVAL);
83 PP_ASSERT_WITH_CODE(priv->smu_tables.entry[table_id].version != 0,
84 "Invalid SMU Table version!", return -EINVAL);
85 PP_ASSERT_WITH_CODE(priv->smu_tables.entry[table_id].size != 0,
86 "Invalid SMU Table Length!", return -EINVAL);
88 memcpy(priv->smu_tables.entry[table_id].table, table,
89 priv->smu_tables.entry[table_id].size);
91 amdgpu_asic_flush_hdp(adev, NULL);
93 smu9_send_msg_to_smc_with_parameter(hwmgr,
94 PPSMC_MSG_SetDriverDramAddrHigh,
95 upper_32_bits(priv->smu_tables.entry[table_id].mc_addr));
96 smu9_send_msg_to_smc_with_parameter(hwmgr,
97 PPSMC_MSG_SetDriverDramAddrLow,
98 lower_32_bits(priv->smu_tables.entry[table_id].mc_addr));
99 smu9_send_msg_to_smc_with_parameter(hwmgr,
100 PPSMC_MSG_TransferTableDram2Smu,
101 priv->smu_tables.entry[table_id].table_id);
106 int vega10_enable_smc_features(struct pp_hwmgr *hwmgr,
107 bool enable, uint32_t feature_mask)
109 int msg = enable ? PPSMC_MSG_EnableSmuFeatures :
110 PPSMC_MSG_DisableSmuFeatures;
112 /* VF has no permission to change smu feature due
113 * to security concern even under pp one vf mode
114 * it still can't do it. For vega10, the smu in
115 * vbios will enable the appropriate features.
120 return smum_send_msg_to_smc_with_parameter(hwmgr,
124 int vega10_get_enabled_smc_features(struct pp_hwmgr *hwmgr,
125 uint64_t *features_enabled)
127 if (features_enabled == NULL)
130 smu9_send_msg_to_smc(hwmgr, PPSMC_MSG_GetEnabledSmuFeatures);
131 *features_enabled = smu9_get_argument(hwmgr);
136 static bool vega10_is_dpm_running(struct pp_hwmgr *hwmgr)
138 uint64_t features_enabled = 0;
140 vega10_get_enabled_smc_features(hwmgr, &features_enabled);
142 if (features_enabled & SMC_DPM_FEATURES)
148 static int vega10_set_tools_address(struct pp_hwmgr *hwmgr)
150 struct vega10_smumgr *priv = hwmgr->smu_backend;
152 if (priv->smu_tables.entry[TOOLSTABLE].mc_addr) {
153 smu9_send_msg_to_smc_with_parameter(hwmgr,
154 PPSMC_MSG_SetToolsDramAddrHigh,
155 upper_32_bits(priv->smu_tables.entry[TOOLSTABLE].mc_addr));
156 smu9_send_msg_to_smc_with_parameter(hwmgr,
157 PPSMC_MSG_SetToolsDramAddrLow,
158 lower_32_bits(priv->smu_tables.entry[TOOLSTABLE].mc_addr));
163 static int vega10_verify_smc_interface(struct pp_hwmgr *hwmgr)
165 uint32_t smc_driver_if_version;
166 struct amdgpu_device *adev = hwmgr->adev;
170 PP_ASSERT_WITH_CODE(!smu9_send_msg_to_smc(hwmgr,
171 PPSMC_MSG_GetDriverIfVersion),
172 "Attempt to get SMC IF Version Number Failed!",
174 smc_driver_if_version = smu9_get_argument(hwmgr);
176 dev_id = adev->pdev->device;
177 rev_id = adev->pdev->revision;
179 if (!((dev_id == 0x687f) &&
182 (rev_id == 0xc3)))) {
183 if (smc_driver_if_version != SMU9_DRIVER_IF_VERSION) {
184 pr_err("Your firmware(0x%x) doesn't match SMU9_DRIVER_IF_VERSION(0x%x). Please update your firmware!\n",
185 smc_driver_if_version, SMU9_DRIVER_IF_VERSION);
193 static int vega10_smu_init(struct pp_hwmgr *hwmgr)
195 struct vega10_smumgr *priv;
196 unsigned long tools_size;
198 struct cgs_firmware_info info = {0};
200 ret = cgs_get_firmware_info(hwmgr->device,
203 if (ret || !info.kptr)
206 priv = kzalloc(sizeof(struct vega10_smumgr), GFP_KERNEL);
211 hwmgr->smu_backend = priv;
213 /* allocate space for pptable */
214 ret = amdgpu_bo_create_kernel((struct amdgpu_device *)hwmgr->adev,
217 AMDGPU_GEM_DOMAIN_VRAM,
218 &priv->smu_tables.entry[PPTABLE].handle,
219 &priv->smu_tables.entry[PPTABLE].mc_addr,
220 &priv->smu_tables.entry[PPTABLE].table);
224 priv->smu_tables.entry[PPTABLE].version = 0x01;
225 priv->smu_tables.entry[PPTABLE].size = sizeof(PPTable_t);
226 priv->smu_tables.entry[PPTABLE].table_id = TABLE_PPTABLE;
228 /* allocate space for watermarks table */
229 ret = amdgpu_bo_create_kernel((struct amdgpu_device *)hwmgr->adev,
230 sizeof(Watermarks_t),
232 AMDGPU_GEM_DOMAIN_VRAM,
233 &priv->smu_tables.entry[WMTABLE].handle,
234 &priv->smu_tables.entry[WMTABLE].mc_addr,
235 &priv->smu_tables.entry[WMTABLE].table);
240 priv->smu_tables.entry[WMTABLE].version = 0x01;
241 priv->smu_tables.entry[WMTABLE].size = sizeof(Watermarks_t);
242 priv->smu_tables.entry[WMTABLE].table_id = TABLE_WATERMARKS;
244 /* allocate space for AVFS table */
245 ret = amdgpu_bo_create_kernel((struct amdgpu_device *)hwmgr->adev,
248 AMDGPU_GEM_DOMAIN_VRAM,
249 &priv->smu_tables.entry[AVFSTABLE].handle,
250 &priv->smu_tables.entry[AVFSTABLE].mc_addr,
251 &priv->smu_tables.entry[AVFSTABLE].table);
256 priv->smu_tables.entry[AVFSTABLE].version = 0x01;
257 priv->smu_tables.entry[AVFSTABLE].size = sizeof(AvfsTable_t);
258 priv->smu_tables.entry[AVFSTABLE].table_id = TABLE_AVFS;
260 tools_size = 0x19000;
262 ret = amdgpu_bo_create_kernel((struct amdgpu_device *)hwmgr->adev,
265 AMDGPU_GEM_DOMAIN_VRAM,
266 &priv->smu_tables.entry[TOOLSTABLE].handle,
267 &priv->smu_tables.entry[TOOLSTABLE].mc_addr,
268 &priv->smu_tables.entry[TOOLSTABLE].table);
271 priv->smu_tables.entry[TOOLSTABLE].version = 0x01;
272 priv->smu_tables.entry[TOOLSTABLE].size = tools_size;
273 priv->smu_tables.entry[TOOLSTABLE].table_id = TABLE_PMSTATUSLOG;
276 /* allocate space for AVFS Fuse table */
277 ret = amdgpu_bo_create_kernel((struct amdgpu_device *)hwmgr->adev,
278 sizeof(AvfsFuseOverride_t),
280 AMDGPU_GEM_DOMAIN_VRAM,
281 &priv->smu_tables.entry[AVFSFUSETABLE].handle,
282 &priv->smu_tables.entry[AVFSFUSETABLE].mc_addr,
283 &priv->smu_tables.entry[AVFSFUSETABLE].table);
287 priv->smu_tables.entry[AVFSFUSETABLE].version = 0x01;
288 priv->smu_tables.entry[AVFSFUSETABLE].size = sizeof(AvfsFuseOverride_t);
289 priv->smu_tables.entry[AVFSFUSETABLE].table_id = TABLE_AVFS_FUSE_OVERRIDE;
295 if (priv->smu_tables.entry[TOOLSTABLE].table)
296 amdgpu_bo_free_kernel(&priv->smu_tables.entry[TOOLSTABLE].handle,
297 &priv->smu_tables.entry[TOOLSTABLE].mc_addr,
298 &priv->smu_tables.entry[TOOLSTABLE].table);
300 amdgpu_bo_free_kernel(&priv->smu_tables.entry[AVFSTABLE].handle,
301 &priv->smu_tables.entry[AVFSTABLE].mc_addr,
302 &priv->smu_tables.entry[AVFSTABLE].table);
304 amdgpu_bo_free_kernel(&priv->smu_tables.entry[WMTABLE].handle,
305 &priv->smu_tables.entry[WMTABLE].mc_addr,
306 &priv->smu_tables.entry[WMTABLE].table);
308 amdgpu_bo_free_kernel(&priv->smu_tables.entry[PPTABLE].handle,
309 &priv->smu_tables.entry[PPTABLE].mc_addr,
310 &priv->smu_tables.entry[PPTABLE].table);
312 kfree(hwmgr->smu_backend);
317 static int vega10_smu_fini(struct pp_hwmgr *hwmgr)
319 struct vega10_smumgr *priv = hwmgr->smu_backend;
322 amdgpu_bo_free_kernel(&priv->smu_tables.entry[PPTABLE].handle,
323 &priv->smu_tables.entry[PPTABLE].mc_addr,
324 &priv->smu_tables.entry[PPTABLE].table);
325 amdgpu_bo_free_kernel(&priv->smu_tables.entry[WMTABLE].handle,
326 &priv->smu_tables.entry[WMTABLE].mc_addr,
327 &priv->smu_tables.entry[WMTABLE].table);
328 amdgpu_bo_free_kernel(&priv->smu_tables.entry[AVFSTABLE].handle,
329 &priv->smu_tables.entry[AVFSTABLE].mc_addr,
330 &priv->smu_tables.entry[AVFSTABLE].table);
331 if (priv->smu_tables.entry[TOOLSTABLE].table)
332 amdgpu_bo_free_kernel(&priv->smu_tables.entry[TOOLSTABLE].handle,
333 &priv->smu_tables.entry[TOOLSTABLE].mc_addr,
334 &priv->smu_tables.entry[TOOLSTABLE].table);
335 amdgpu_bo_free_kernel(&priv->smu_tables.entry[AVFSFUSETABLE].handle,
336 &priv->smu_tables.entry[AVFSFUSETABLE].mc_addr,
337 &priv->smu_tables.entry[AVFSFUSETABLE].table);
338 kfree(hwmgr->smu_backend);
339 hwmgr->smu_backend = NULL;
344 static int vega10_start_smu(struct pp_hwmgr *hwmgr)
346 if (!smu9_is_smc_ram_running(hwmgr))
349 PP_ASSERT_WITH_CODE(!vega10_verify_smc_interface(hwmgr),
350 "Failed to verify SMC interface!",
353 vega10_set_tools_address(hwmgr);
358 static int vega10_smc_table_manager(struct pp_hwmgr *hwmgr, uint8_t *table,
359 uint16_t table_id, bool rw)
364 ret = vega10_copy_table_from_smc(hwmgr, table, table_id);
366 ret = vega10_copy_table_to_smc(hwmgr, table, table_id);
371 const struct pp_smumgr_func vega10_smu_funcs = {
372 .name = "vega10_smu",
373 .smu_init = &vega10_smu_init,
374 .smu_fini = &vega10_smu_fini,
375 .start_smu = &vega10_start_smu,
376 .request_smu_load_specific_fw = NULL,
377 .send_msg_to_smc = &smu9_send_msg_to_smc,
378 .send_msg_to_smc_with_parameter = &smu9_send_msg_to_smc_with_parameter,
379 .download_pptable_settings = NULL,
380 .upload_pptable_settings = NULL,
381 .is_dpm_running = vega10_is_dpm_running,
382 .get_argument = smu9_get_argument,
383 .smc_table_manager = vega10_smc_table_manager,