arch/arm/boot/dts/imx7-tqma7.dtsi

   1 // SPDX-License-Identifier: GPL-2.0 OR X11
   2 /*
   3  * Device Tree Include file for TQ Systems TQMa7x boards with full mounted PCB.
   4  *
   5  * Copyright (C) 2016 TQ Systems GmbH
   6  * Author: Markus Niebel <Markus.Niebel@tq-group.com>
   7  * Copyright (C) 2019 Bruno Thomsen <bruno.thomsen@gmail.com>
   8  */
   9
  10 / {
  11         memory@80000000 {
  12                 device_type = "memory";
  13                 /* 512 MB - default configuration */
  14                 reg = <0x80000000 0x20000000>;
  15         };
  16 };
  17
  18 &cpu0 {
  19         arm-supply = <&sw1a_reg>;
  20 };
  21
  22 &i2c1 {
  23         pinctrl-names = "default";
  24         pinctrl-0 = <&pinctrl_i2c1>;
  25         clock-frequency = <100000>;
  26         status = "okay";
  27
  28         pfuze3000: pmic@8 {
  29                 pinctrl-names = "default";
  30                 pinctrl-0 = <&pinctrl_pmic1>;
  31                 compatible = "fsl,pfuze3000";
  32                 reg = <0x08>;
  33
  34                 regulators {
  35                         sw1a_reg: sw1a {
  36                                 regulator-min-microvolt = <700000>;
  37                                 regulator-max-microvolt = <3300000>;
  38                                 regulator-boot-on;
  39                                 regulator-always-on;
  40                                 regulator-ramp-delay = <6250>;
  41                         };
  42
  43                         /* use sw1c_reg to align with pfuze100/pfuze200 */
  44                         sw1c_reg: sw1b {
  45                                 regulator-min-microvolt = <700000>;
  46                                 regulator-max-microvolt = <1475000>;
  47                                 regulator-boot-on;
  48                                 regulator-always-on;
  49                                 regulator-ramp-delay = <6250>;
  50                         };
  51
  52                         sw2_reg: sw2 {
  53                                 regulator-min-microvolt = <1500000>;
  54                                 regulator-max-microvolt = <1850000>;
  55                                 regulator-boot-on;
  56                                 regulator-always-on;
  57                         };
  58
  59                         sw3a_reg: sw3 {
  60                                 regulator-min-microvolt = <900000>;
  61                                 regulator-max-microvolt = <1650000>;
  62                                 regulator-boot-on;
  63                                 regulator-always-on;
  64                         };
  65
  66                         swbst_reg: swbst {
  67                                 regulator-min-microvolt = <5000000>;
  68                                 regulator-max-microvolt = <5150000>;
  69                         };
  70
  71                         snvs_reg: vsnvs {
  72                                 regulator-min-microvolt = <1000000>;
  73                                 regulator-max-microvolt = <3000000>;
  74                                 regulator-boot-on;
  75                                 regulator-always-on;
  76                         };
  77
  78                         vref_reg: vrefddr {
  79                                 regulator-boot-on;
  80                                 regulator-always-on;
  81                         };
  82
  83                         vgen1_reg: vldo1 {
  84                                 regulator-min-microvolt = <1800000>;
  85                                 regulator-max-microvolt = <3300000>;
  86                                 regulator-always-on;
  87                         };
  88
  89                         vgen2_reg: vldo2 {
  90                                 regulator-min-microvolt = <800000>;
  91                                 regulator-max-microvolt = <1550000>;
  92                                 regulator-always-on;
  93                         };
  94
  95                         vgen3_reg: vccsd {
  96                                 regulator-min-microvolt = <2850000>;
  97                                 regulator-max-microvolt = <3300000>;
  98                                 regulator-always-on;
  99                         };
 100
 101                         vgen4_reg: v33 {
 102                                 regulator-min-microvolt = <2850000>;
 103                                 regulator-max-microvolt = <3300000>;
 104                                 regulator-always-on;
 105                         };
 106
 107                         vgen5_reg: vldo3 {
 108                                 regulator-min-microvolt = <1800000>;
 109                                 regulator-max-microvolt = <3300000>;
 110                                 regulator-always-on;
 111                         };
 112
 113                         vgen6_reg: vldo4 {
 114                                 regulator-min-microvolt = <1800000>;
 115                                 regulator-max-microvolt = <3300000>;
 116                                 regulator-always-on;
 117                         };
 118                 };
 119         };
 120
 121         /* NXP SE97BTP with temperature sensor + eeprom */
 122         se97b: temperature-sensor-eeprom@1e {
 123                 compatible = "nxp,se97b", "jedec,jc-42.4-temp";
 124                 reg = <0x1e>;
 125                 status = "okay";
 126         };
 127
 128         /* ST M24C64 */
 129         m24c64: eeprom@50 {
 130                 compatible = "atmel,24c64";
 131                 reg = <0x50>;
 132                 pagesize = <32>;
 133                 status = "okay";
 134         };
 135
 136         at24c02: eeprom@56 {
 137                 compatible = "atmel,24c02";
 138                 reg = <0x56>;
 139                 pagesize = <16>;
 140                 status = "okay";
 141         };
 142
 143         ds1339: rtc@68 {
 144                 compatible = "dallas,ds1339";
 145                 reg = <0x68>;
 146         };
 147 };
 148
 149 &iomuxc {
 150         pinctrl_i2c1: i2c1grp {
 151                 fsl,pins = <
 152                         MX7D_PAD_I2C1_SDA__I2C1_SDA     0x40000078
 153                         MX7D_PAD_I2C1_SCL__I2C1_SCL     0x40000078
 154                 >;
 155         };
 156
 157         pinctrl_pmic1: pmic1grp {
 158                 fsl,pins = <
 159                         MX7D_PAD_SD2_RESET_B__GPIO5_IO11        0x4000005C
 160                 >;
 161         };
 162
 163         pinctrl_usdhc3: usdhc3grp {
 164                 fsl,pins = <
 165                         MX7D_PAD_SD3_CMD__SD3_CMD               0x59
 166                         MX7D_PAD_SD3_CLK__SD3_CLK               0x56
 167                         MX7D_PAD_SD3_DATA0__SD3_DATA0           0x59
 168                         MX7D_PAD_SD3_DATA1__SD3_DATA1           0x59
 169                         MX7D_PAD_SD3_DATA2__SD3_DATA2           0x59
 170                         MX7D_PAD_SD3_DATA3__SD3_DATA3           0x59
 171                         MX7D_PAD_SD3_DATA4__SD3_DATA4           0x59
 172                         MX7D_PAD_SD3_DATA5__SD3_DATA5           0x59
 173                         MX7D_PAD_SD3_DATA6__SD3_DATA6           0x59
 174                         MX7D_PAD_SD3_DATA7__SD3_DATA7           0x59
 175                         MX7D_PAD_SD3_STROBE__SD3_STROBE         0x19
 176                 >;
 177         };
 178
 179         pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
 180                 fsl,pins = <
 181                         MX7D_PAD_SD3_CMD__SD3_CMD               0x5a
 182                         MX7D_PAD_SD3_CLK__SD3_CLK               0x51
 183                         MX7D_PAD_SD3_DATA0__SD3_DATA0           0x5a
 184                         MX7D_PAD_SD3_DATA1__SD3_DATA1           0x5a
 185                         MX7D_PAD_SD3_DATA2__SD3_DATA2           0x5a
 186                         MX7D_PAD_SD3_DATA3__SD3_DATA3           0x5a
 187                         MX7D_PAD_SD3_DATA4__SD3_DATA4           0x5a
 188                         MX7D_PAD_SD3_DATA5__SD3_DATA5           0x5a
 189                         MX7D_PAD_SD3_DATA6__SD3_DATA6           0x5a
 190                         MX7D_PAD_SD3_DATA7__SD3_DATA7           0x5a
 191                         MX7D_PAD_SD3_STROBE__SD3_STROBE         0x1a
 192                 >;
 193         };
 194
 195         pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
 196                 fsl,pins = <
 197                         MX7D_PAD_SD3_CMD__SD3_CMD               0x5b
 198                         MX7D_PAD_SD3_CLK__SD3_CLK               0x51
 199                         MX7D_PAD_SD3_DATA0__SD3_DATA0           0x5b
 200                         MX7D_PAD_SD3_DATA1__SD3_DATA1           0x5b
 201                         MX7D_PAD_SD3_DATA2__SD3_DATA2           0x5b
 202                         MX7D_PAD_SD3_DATA3__SD3_DATA3           0x5b
 203                         MX7D_PAD_SD3_DATA4__SD3_DATA4           0x5b
 204                         MX7D_PAD_SD3_DATA5__SD3_DATA5           0x5b
 205                         MX7D_PAD_SD3_DATA6__SD3_DATA6           0x5b
 206                         MX7D_PAD_SD3_DATA7__SD3_DATA7           0x5b
 207                         MX7D_PAD_SD3_STROBE__SD3_STROBE         0x1b
 208                 >;
 209         };
 210 };
 211
 212 &iomuxc_lpsr {
 213         pinctrl_wdog1: wdog1grp {
 214                 fsl,pins = <
 215                         MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B  0x30
 216                 >;
 217         };
 218 };
 219
 220 &sdma {
 221         status = "okay";
 222 };
 223
 224 &usdhc3 {
 225         pinctrl-names = "default", "state_100mhz", "state_200mhz";
 226         pinctrl-0 = <&pinctrl_usdhc3>;
 227         pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 228         pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 229         assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
 230         assigned-clock-rates = <400000000>;
 231         bus-width = <8>;
 232         non-removable;
 233         vmmc-supply = <&vgen4_reg>;
 234         vqmmc-supply = <&sw2_reg>;
 235         status = "okay";
 236 };
 237
 238 &wdog1 {
 239         pinctrl-names = "default";
 240         pinctrl-0 = <&pinctrl_wdog1>;
 241         /*
 242          * Errata e10574:
 243          * WDOG reset needs to run with WDOG_RESET_B signal enabled.
 244          * X1-51 (WDOG1#) signal needs carrier board handling to reset
 245          * TQMa7 on X1-22 (RESET_IN#).
 246          */
 247         fsl,ext-reset-output;
 248         status = "okay";
 249 };