ARM: socfpga: Disable D cache in SPL
authorMarek Vasut <marex@denx.de>
Tue, 8 May 2018 18:32:01 +0000 (20:32 +0200)
committerMarek Vasut <marex@denx.de>
Sat, 9 Mar 2019 16:59:13 +0000 (17:59 +0100)
commit7544ad0303013e625c9500a4d87d4e5bfe369ee4
tree154edeedce6b844c79ee7aaa325f5f51d6e03b0e
parentdc3249b91b0c5dffdbd42426a3535bea5e14448f
ARM: socfpga: Disable D cache in SPL

The bootrom seems to leave the D-cache in messed up state, make sure
the SPL disables it so it can not interfere with operation.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Chin Liang See <chin.liang.see@intel.com>
Cc: Dinh Nguyen <dinguyen@kernel.org>
Cc: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
Cc: Tien Fong Chee <tien.fong.chee@intel.com>
arch/arm/mach-socfpga/spl_a10.c
include/configs/socfpga_arria10_socdk.h