projects / oweals / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b2c2608) | patch
azure/gitlab/travis: Add RISC-V SPL testing
authorBin Meng <bmeng.cn@gmail.com>
Sat, 28 Mar 2020 14:25:29 +0000 (07:25 -0700)
committerTom Rini <trini@konsulko.com>
Fri, 10 Apr 2020 19:54:16 +0000 (15:54 -0400)
commit49fb28a4b29ee40e38eb92a1dcb69058ce4637af
tree1a2b5826d92e13bfae2232ef0c5c13000a966648tree | snapshot
parentb2c2608161c997a1ffeb2091ff77c845f602524dcommit | diff
azure/gitlab/travis: Add RISC-V SPL testing

This adds QEMU RISC-V 32/64 SPL testing. Unlike QEMU RISC-V 32/64,
we test SPL running in M-mode and U-Boot proper running in S-mode,
with a 4-core SMP configuration.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
.azure-pipelines.yml diff | blob | history
.gitlab-ci.yml diff | blob | history
.travis.yml diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.