projects / oweals / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 33a6259) | patch
riscv: Remove unnecessary instruction
authorSean Anderson <seanga2@gmail.com>
Mon, 27 Jan 2020 21:39:44 +0000 (16:39 -0500)
committerAndes <uboot@andestech.com>
Mon, 10 Feb 2020 06:51:52 +0000 (14:51 +0800)
commit404339759ef5e0bcd4fa7768d1148b1ace2d2bb6
tree66a614ed7e18e95440a779b3ad253db0f6504e83tree | snapshot
parent33a6259d72ba4d7a3e3f97e9cfadc34e6e4f52d3commit | diff
riscv: Remove unnecessary instruction

The add instruction on risc-v can have any three sources and targets, so there
is no need for an intermediate mov.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
Reviewed-by: Rick Chen <rick@andestech.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
arch/riscv/cpu/start.S diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.