MIPS: Split I & D cache line size config
[oweals/u-boot.git] / board / micronas /
drwxr-xr-x   ..
drwxr-xr-x - vct