From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 21 Feb 2018 14:06:20 +0000 (+0100)
Subject: clk: zynq: Show watchdog clock rate properly
X-Git-Tag: v2018.05-rc1~9^2~13
X-Git-Url: https://git.librecmc.org/?a=commitdiff_plain;h=58afff43e3a8f31344cbbc6a3f09bd3f7a2a70eb;p=oweals%2Fu-boot.git

clk: zynq: Show watchdog clock rate properly

watchdog clock is also connected to cpu 1X clocksource.

Zynq> clk dump
...

Before:
      swdt          4294967290
After:
      swdt           111111110

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

diff --git a/drivers/clk/clk_zynq.c b/drivers/clk/clk_zynq.c
index 50f2a65c20..3845e07309 100644
--- a/drivers/clk/clk_zynq.c
+++ b/drivers/clk/clk_zynq.c
@@ -394,7 +394,7 @@ static ulong zynq_clk_get_rate(struct clk *clk)
 		return zynq_clk_get_peripheral_rate(priv, id, two_divs);
 	case dma_clk:
 		return zynq_clk_get_cpu_rate(priv, cpu_2x_clk);
-	case usb0_aper_clk ... smc_aper_clk:
+	case usb0_aper_clk ... swdt_clk:
 		return zynq_clk_get_cpu_rate(priv, cpu_1x_clk);
 	default:
 		return -ENXIO;