rockchip: px30: Fixup PMUGRF registers layout order

According to the PX30 TRM, the iomux registers come first, before the pull
and strength control registers.

Signed-off-by: Paul Kocialkowski <paul.kocialkowski@bootlin.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
Reviewed-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com>

diff --git a/arch/arm/include/asm/arch-rockchip/grf_px30.h b/arch/arm/include/asm/arch-rockchip/grf_px30.h
index c167bb42fac91584c5c4005bd70803b29236e476..3d2a8770322ee71d3ce9d50b7893495fcea3480f 100644 (file)
--- a/arch/arm/include/asm/arch-rockchip/grf_px30.h
+++ b/arch/arm/include/asm/arch-rockchip/grf_px30.h
@@ -112,18 +112,18 @@ struct px30_grf {
 check_member(px30_grf, mac_con1, 0x904);
 
 struct px30_pmugrf {
-       unsigned int gpio0a_e;
-       unsigned int gpio0b_e;
-       unsigned int gpio0c_e;
-       unsigned int gpio0d_e;
-       unsigned int gpio0a_p;
-       unsigned int gpio0b_p;
-       unsigned int gpio0c_p;
-       unsigned int gpio0d_p;
        unsigned int gpio0al_iomux;
        unsigned int gpio0bl_iomux;
        unsigned int gpio0cl_iomux;
        unsigned int gpio0dl_iomux;
+       unsigned int gpio0a_p;
+       unsigned int gpio0b_p;
+       unsigned int gpio0c_p;
+       unsigned int gpio0d_p;
+       unsigned int gpio0a_e;
+       unsigned int gpio0b_e;
+       unsigned int gpio0c_e;
+       unsigned int gpio0d_e;
        unsigned int gpio0l_sr;
        unsigned int gpio0h_sr;
        unsigned int gpio0l_smt;