i.MX6DL: define IOMUX pads NANDF_CS1-3 for use as GPIO
authorEric Nelson <eric.nelson@boundarydevices.com>
Tue, 19 Feb 2013 10:07:04 +0000 (10:07 +0000)
committerStefano Babic <sbabic@denx.de>
Thu, 7 Mar 2013 15:43:46 +0000 (16:43 +0100)
Signed-off-by: Eric Nelson <eric.nelson@boundarydevices.com>
arch/arm/include/asm/arch-mx6/mx6dl_pins.h

index 03953578dafb74dbd71300ae9e08573dae9a1a96..9494e4126a1c9a249938c0c3e345c1621f2efd47 100644 (file)
@@ -105,6 +105,9 @@ enum {
        MX6_PAD_KEY_COL3__GPIO_4_12             = IOMUX_PAD(0x0638, 0x0250, 5, 0x0000, 0, 0),
        MX6_PAD_KEY_ROW3__I2C2_SDA              = IOMUX_PAD(0x064C, 0x0264, 4 | IOMUX_CONFIG_SION, 0x0874, 1, 0),
        MX6_PAD_KEY_ROW3__GPIO_4_13             = IOMUX_PAD(0x064C, 0x0264, 5, 0x0000, 0, 0),
+       MX6_PAD_NANDF_CS1__GPIO_6_14            = IOMUX_PAD(0x0660, 0x0278, 5, 0x0000, 0, 0),
+       MX6_PAD_NANDF_CS2__GPIO_6_15            = IOMUX_PAD(0x0664, 0x027C, 5, 0x0000, 0, 0),
+       MX6_PAD_NANDF_CS3__GPIO_6_16            = IOMUX_PAD(0x0668, 0x0280, 5, 0x0000, 0, 0),
        MX6_PAD_NANDF_D1__GPIO_2_1              = IOMUX_PAD(0x0670, 0x0288, 5, 0x0000, 0, 0),
        MX6_PAD_NANDF_D2__GPIO_2_2              = IOMUX_PAD(0x0674, 0x028C, 5, 0x0000, 0, 0),
        MX6_PAD_NANDF_D3__GPIO_2_3              = IOMUX_PAD(0x0678, 0x0290, 5, 0x0000, 0, 0),