projects
/
oweals
/
u-boot.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3eda55a
)
ARM: rmobile: silk: Remove initialization of ACTLR.SMP
author
Nobuhiro Iwamatsu
<iwamatsu@nigauri.org>
Tue, 10 Feb 2015 06:26:10 +0000
(15:26 +0900)
committer
Nobuhiro Iwamatsu
<iwamatsu@nigauri.org>
Fri, 13 Feb 2015 04:14:56 +0000
(13:14 +0900)
Initialization of ACTLR.SMP is in lowlevel_init.
This remove duplicate function.
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
board/renesas/silk/silk.c
patch
|
blob
|
history
diff --git
a/board/renesas/silk/silk.c
b/board/renesas/silk/silk.c
index 8818211d32f27bc0a877fa7000cb3250c77e88d8..dfd9a9d3e439913161274b78795adc9868ae1c18 100644
(file)
--- a/
board/renesas/silk/silk.c
+++ b/
board/renesas/silk/silk.c
@@
-38,18
+38,6
@@
void s_init(void)
/* QoS */
qos_init();
-
-#ifndef CONFIG_DCACHE_OFF
- /*
- * The caches are disabled when ACTLR.SMP is set to 0
- * regardless of the value of the SCTLR.C (cache enable bit)
- * on Cortex-A7 MPCore
- */
- asm volatile(
- "mrc 15, 0, r0, c1, c0, 1\n" /* read ACTLR */
- "orr r0, r0, #(1 << 6)\n" /* set ACTLR.SMP bit */
- "mcr p15, 0, r0, c1, c0, 1\n"); /* write ACTLR */
-#endif
}
#define TMU0_MSTP125 (1 << 25)