mips: mt76xx: Flush d-cache in arch_misc_init() to solve d-cache issues
authorStefan Roese <sr@denx.de>
Tue, 18 Dec 2018 09:27:14 +0000 (10:27 +0100)
committerDaniel Schwierzeck <daniel.schwierzeck@gmail.com>
Wed, 19 Dec 2018 14:23:01 +0000 (15:23 +0100)
commita5f50e0114f9fd39c16e416aad2aa292aaaaacd6
tree7ba124767db78f8fcf452ec21790ab848ada1a1d
parent8da7495299230fb77d354ad507c5216f46d1dd37
mips: mt76xx: Flush d-cache in arch_misc_init() to solve d-cache issues

It has been noticed, that sometimes the d-cache is not in a
"clean-state" when U-Boot is running on MT7688. This was detected when
using the ethernet driver (which uses d-cache) and a TFTP command does
not complete. Flushing the complete d-cache (again?) here seems to fix
this issue.

Signed-off-by: Stefan Roese <sr@denx.de>
Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
arch/mips/Kconfig
arch/mips/mach-mt7620/cpu.c