projects / oweals / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ec48b6c) | patch
net: gem: Do not setup any clock for Xilinx SoC Versal
authorMichal Simek <michal.simek@xilinx.com>
Wed, 22 Aug 2018 14:18:34 +0000 (16:18 +0200)
committerMichal Simek <michal.simek@xilinx.com>
Tue, 16 Oct 2018 14:53:24 +0000 (16:53 +0200)
commit3dc80934f4651a3ef243a393be04b1f7f71daf24
tree47991cc6058205842cc8da5722917c72a7af1e3etree | snapshot
parentec48b6c991f400c8583ac2f875d65a8539f0b437commit | diff
net: gem: Do not setup any clock for Xilinx SoC Versal

Xilinx SoC Versal is using fixed clock where setting rate is not supported.
That's why workaround the driver till real clock driver is supported.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
drivers/net/zynq_gem.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.