x86: Reduce mrccache record alignment size
authorSimon Glass <sjg@chromium.org>
Sat, 7 Dec 2019 04:42:01 +0000 (21:42 -0700)
committerBin Meng <bmeng.cn@gmail.com>
Sun, 15 Dec 2019 03:44:12 +0000 (11:44 +0800)
commit112629c53a488fd87e3b6116f16ce768e8930f94
treeaad889f23a3c1c6937d43050c99847e7783c9163
parentb93757caa122fc52bccb573df1c16c478eef6b2f
x86: Reduce mrccache record alignment size

At present the records are 4KB in size. This is unnecessarily large when
the SPI-flash erase size is 256 bytes. Reduce it so it will be more
efficient with Apollo Lake's 24-byte variable-data record.

Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
arch/x86/include/asm/mrccache.h