projects
/
oweals
/
openwrt.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Revert "ramips: improve interrupt mapping"
[oweals/openwrt.git]
/
target
/
linux
/
ramips
/
dts
/
MAC1200RV2.dts
diff --git
a/target/linux/ramips/dts/MAC1200RV2.dts
b/target/linux/ramips/dts/MAC1200RV2.dts
index 9576081c82c926ce96c5e3abb0872342d71bf167..bcbe55f3f890fc0335747f19af4d706cf2473754 100644
(file)
--- a/
target/linux/ramips/dts/MAC1200RV2.dts
+++ b/
target/linux/ramips/dts/MAC1200RV2.dts
@@
-1,9
+1,12
@@
/dts-v1/;
/dts-v1/;
-/include/ "mt7628an.dtsi"
+#include "mt7628an.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
/ {
/ {
- compatible = "mercury,mac1200rv2", "mediatek,mt7628an-soc";
+ compatible = "mercury,mac1200r
-
v2", "mediatek,mt7628an-soc";
model = "Mercury MAC1200R v2";
chosen {
model = "Mercury MAC1200R v2";
chosen {
@@
-19,7
+22,7
@@
compatible = "gpio-leds";
status {
label = "mac1200rv2:green:status";
compatible = "gpio-leds";
status {
label = "mac1200rv2:green:status";
- gpios = <&gpio0 11
1
>;
+ gpios = <&gpio0 11
GPIO_ACTIVE_LOW
>;
};
};
};
};
};
};
@@
-30,9
+33,8
@@
m25p80@0 {
#address-cells = <1>;
#size-cells = <1>;
m25p80@0 {
#address-cells = <1>;
#size-cells = <1>;
- compatible = "
w25q128
";
+ compatible = "
jedec,spi-nor
";
reg = <0 0>;
reg = <0 0>;
- linux,modalias = "m25p80", "w25q128";
spi-max-frequency = <10000000>;
m25p,chunked-io = <32>;
spi-max-frequency = <10000000>;
m25p,chunked-io = <32>;
@@
-73,7
+75,7
@@
ðernet {
pinctrl-names = "default";
mtd-mac-address = <&factory 0xd>;
ðernet {
pinctrl-names = "default";
mtd-mac-address = <&factory 0xd>;
-
ralink,port-
map = "llllw";
+
mediatek,port
map = "llllw";
};
&wmac {
};
&wmac {
@@
-88,7
+90,7
@@
reg = <0x0000 0 0 0 0>;
device_type = "pci";
mediatek,mtd-eeprom = <&art 0x1000>;
reg = <0x0000 0 0 0 0>;
device_type = "pci";
mediatek,mtd-eeprom = <&art 0x1000>;
-
mediatek,2ghz = <
0>;
+
ieee80211-freq-limit = <5000000 600000
0>;
};
};
};
};
};
};