projects
/
oweals
/
openwrt.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
mac80211: update ath9k patches
[oweals/openwrt.git]
/
package
/
mac80211
/
patches
/
403-ath9k-introduce-bus-specific-cache-size-routine.patch
diff --git
a/package/mac80211/patches/403-ath9k-introduce-bus-specific-cache-size-routine.patch
b/package/mac80211/patches/403-ath9k-introduce-bus-specific-cache-size-routine.patch
index d6b24ebca3c81bb7835440c9af16d78203799cfc..99acbf967f8ebd4062a462ebd88a51d8b5679c5d 100644
(file)
--- a/
package/mac80211/patches/403-ath9k-introduce-bus-specific-cache-size-routine.patch
+++ b/
package/mac80211/patches/403-ath9k-introduce-bus-specific-cache-size-routine.patch
@@
-1,11
+1,13
@@
-From
1306e6b6d72b2bc0b91bcdd15b1d982965210bda
Mon Sep 17 00:00:00 2001
+From
b9aae7ff9c6ca6864434882cce9c9c6fea88220b
Mon Sep 17 00:00:00 2001
From: Gabor Juhos <juhosg@openwrt.org>
Date: Mon, 5 Jan 2009 10:57:42 +0100
From: Gabor Juhos <juhosg@openwrt.org>
Date: Mon, 5 Jan 2009 10:57:42 +0100
-Subject: [PATCH v
2
03/11] ath9k: introduce bus specific cache size routine
+Subject: [PATCH v
3
03/11] ath9k: introduce bus specific cache size routine
The PCI specific bus_read_cachesize routine won't work on the AHB bus,
we have to replace it with a suitable one later.
The PCI specific bus_read_cachesize routine won't work on the AHB bus,
we have to replace it with a suitable one later.
+Changes-licensed-under: ISC
+
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
---
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
---
@@
-55,7
+57,7
@@
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
{
u8 u8tmp;
{
u8 u8tmp;
-@@ -13
38,7 +1338
,7 @@ static int ath_init(u16 devid, struct at
+@@ -13
40,7 +1340
,7 @@ static int ath_init(u16 devid, struct at
* Cache line size is used to size and align various
* structures used to communicate with the hardware.
*/
* Cache line size is used to size and align various
* structures used to communicate with the hardware.
*/
@@
-64,7
+66,7
@@
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
/* XXX assert csz is non-zero */
sc->sc_cachelsz = csz << 2; /* convert to bytes */
/* XXX assert csz is non-zero */
sc->sc_cachelsz = csz << 2; /* convert to bytes */
-@@ -25
29,6 +2529
,10 @@ ath_rf_name(u16 rf_version)
+@@ -25
38,6 +2538
,10 @@ ath_rf_name(u16 rf_version)
return "????";
}
return "????";
}
@@
-75,7
+77,7
@@
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
void __iomem *mem;
static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
void __iomem *mem;
-@@ -26
17,6 +2621
,7 @@ static int ath_pci_probe(struct pci_dev
+@@ -26
26,6 +2630
,7 @@ static int ath_pci_probe(struct pci_dev
sc->hw = hw;
sc->dev = &pdev->dev;
sc->mem = mem;
sc->hw = hw;
sc->dev = &pdev->dev;
sc->mem = mem;