projects
/
oweals
/
u-boot.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
pico-imx6: Add initial support
[oweals/u-boot.git]
/
arch
/
arm
/
mach-tegra
/
cpu.h
diff --git
a/arch/arm/mach-tegra/cpu.h
b/arch/arm/mach-tegra/cpu.h
index b4ca44fce18a71288a0197dbf35f06e0e2b708cb..d541825441a3caab39ae2592e6f7b5aef75cc89c 100644
(file)
--- a/
arch/arm/mach-tegra/cpu.h
+++ b/
arch/arm/mach-tegra/cpu.h
@@
-1,8
+1,7
@@
+/* SPDX-License-Identifier: GPL-2.0+ */
/*
/*
- * (C) Copyright 2010-201
4
+ * (C) Copyright 2010-201
5
* NVIDIA Corporation <www.nvidia.com>
* NVIDIA Corporation <www.nvidia.com>
- *
- * SPDX-License-Identifier: GPL-2.0+
*/
#include <asm/types.h>
*/
#include <asm/types.h>
@@
-14,9
+13,9
@@
#define NVBL_PLLP_KHZ 216000
#define CSITE_KHZ 144000
#elif defined(CONFIG_TEGRA30) || defined(CONFIG_TEGRA114) || \
#define NVBL_PLLP_KHZ 216000
#define CSITE_KHZ 144000
#elif defined(CONFIG_TEGRA30) || defined(CONFIG_TEGRA114) || \
- defined(CONFIG_TEGRA124)
+ defined(CONFIG_TEGRA124)
|| defined(CONFIG_TEGRA210)
#define NVBL_PLLP_KHZ 408000
#define NVBL_PLLP_KHZ 408000
-#define CSITE_KHZ
204
000
+#define CSITE_KHZ
136
000
#else
#error "Unknown Tegra chip!"
#endif
#else
#error "Unknown Tegra chip!"
#endif
@@
-35,7
+34,7
@@
#define PG_UP_TAG_0_PID_CPU 0x55555555 /* CPU aka "a9" aka "mpcore" */
#define PG_UP_TAG_0 0x0
#define PG_UP_TAG_0_PID_CPU 0x55555555 /* CPU aka "a9" aka "mpcore" */
#define PG_UP_TAG_0 0x0
-#define CORESIGHT_UNLOCK 0xC5ACCE55
;
+#define CORESIGHT_UNLOCK 0xC5ACCE55
#define EXCEP_VECTOR_CPU_RESET_VECTOR (NV_PA_EVP_BASE + 0x100)
#define CSITE_CPU_DBG0_LAR (NV_PA_CSITE_BASE + 0x10FB0)
#define EXCEP_VECTOR_CPU_RESET_VECTOR (NV_PA_EVP_BASE + 0x100)
#define CSITE_CPU_DBG0_LAR (NV_PA_CSITE_BASE + 0x10FB0)
@@
-53,6
+52,10
@@
#define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
#define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
+/* SB_AA64_RESET_LOW and _HIGH defines for CPU reset vector */
+#define SB_AA64_RESET_LOW 0x6000C230
+#define SB_AA64_RESET_HIGH 0x6000C234
+
struct clk_pll_table {
u16 n;
u16 m;
struct clk_pll_table {
u16 n;
u16 m;