4 compatible = "mediatek,mt7628an-soc";
11 compatible = "mips,mips24KEc";
17 bootargs = "console=ttyS0,57600";
26 #interrupt-cells = <1>;
28 compatible = "mti,cpu-interrupt-controller";
31 palmbus: palmbus@10000000 {
32 compatible = "palmbus";
33 reg = <0x10000000 0x200000>;
34 ranges = <0x0 0x10000000 0x1FFFFF>;
40 compatible = "ralink,mt7620a-sysc", "syscon";
44 watchdog: watchdog@100 {
45 compatible = "ralink,mt7628an-wdt", "mediatek,mt7621-wdt";
48 resets = <&rstctrl 8>;
51 interrupt-parent = <&intc>;
56 compatible = "ralink,mt7628an-intc", "ralink,rt2880-intc";
59 resets = <&rstctrl 9>;
63 #interrupt-cells = <1>;
65 interrupt-parent = <&cpuintc>;
68 ralink,intc-registers = <0x9c 0xa0
74 compatible = "ralink,mt7620a-memc", "ralink,rt3050-memc";
77 resets = <&rstctrl 20>;
80 interrupt-parent = <&intc>;
88 compatible = "mtk,mt7628-gpio", "mtk,mt7621-gpio";
91 interrupt-parent = <&intc>;
96 compatible = "mtk,mt7621-gpio-bank";
103 compatible = "mtk,mt7621-gpio-bank";
110 compatible = "mtk,mt7621-gpio-bank";
117 compatible = "mediatek,mt7621-i2c";
120 resets = <&rstctrl 16>;
123 #address-cells = <1>;
128 pinctrl-names = "default";
129 pinctrl-0 = <&i2c_pins>;
133 compatible = "mediatek,mt7628-i2s";
136 resets = <&rstctrl 17>;
139 interrupt-parent = <&intc>;
147 dma-names = "tx", "rx";
153 compatible = "ralink,mt7621-spi";
156 resets = <&rstctrl 18>;
159 #address-cells = <1>;
162 pinctrl-names = "default";
163 pinctrl-0 = <&spi_pins>;
168 uartlite: uartlite@c00 {
169 compatible = "ns16550a";
176 clock-frequency = <40000000>;
178 resets = <&rstctrl 12>;
179 reset-names = "uartl";
181 interrupt-parent = <&intc>;
184 pinctrl-names = "default";
185 pinctrl-0 = <&uart0_pins>;
189 compatible = "ns16550a";
196 clock-frequency = <40000000>;
198 resets = <&rstctrl 19>;
199 reset-names = "uart1";
201 interrupt-parent = <&intc>;
204 pinctrl-names = "default";
205 pinctrl-0 = <&uart1_pins>;
211 compatible = "ns16550a";
218 clock-frequency = <40000000>;
220 resets = <&rstctrl 20>;
221 reset-names = "uart2";
223 interrupt-parent = <&intc>;
226 pinctrl-names = "default";
227 pinctrl-0 = <&uart2_pins>;
233 compatible = "mediatek,mt7628-pwm";
234 reg = <0x5000 0x1000>;
236 resets = <&rstctrl 31>;
239 pinctrl-names = "default";
240 pinctrl-0 = <&pwm0_pins>, <&pwm1_pins>;
246 compatible = "ralink,mt7620a-pcm";
247 reg = <0x2000 0x800>;
249 resets = <&rstctrl 11>;
252 interrupt-parent = <&intc>;
259 compatible = "ralink,rt3883-gdma";
260 reg = <0x2800 0x800>;
262 resets = <&rstctrl 14>;
265 interrupt-parent = <&intc>;
269 #dma-channels = <16>;
270 #dma-requests = <16>;
277 compatible = "ralink,rt2880-pinmux";
278 pinctrl-names = "default";
279 pinctrl-0 = <&state_default>;
281 state_default: pinctrl0 {
286 ralink,group = "spi";
287 ralink,function = "spi";
291 spi_cs1_pins: spi_cs1 {
293 ralink,group = "spi cs1";
294 ralink,function = "spi cs1";
300 ralink,group = "i2c";
301 ralink,function = "i2c";
307 ralink,group = "i2s";
308 ralink,function = "i2s";
312 uart0_pins: uartlite {
314 ralink,group = "uart0";
315 ralink,function = "uart0";
321 ralink,group = "uart1";
322 ralink,function = "uart1";
328 ralink,group = "uart2";
329 ralink,function = "uart2";
335 ralink,group = "sdmode";
336 ralink,function = "sdxc";
342 ralink,group = "pwm0";
343 ralink,function = "pwm0";
349 ralink,group = "pwm1";
350 ralink,function = "pwm1";
354 pcm_i2s_pins: pcm_i2s {
356 ralink,group = "i2s";
357 ralink,function = "pcm";
361 refclk_pins: refclk {
363 ralink,group = "refclk";
364 ralink,function = "refclk";
370 compatible = "ralink,mt7620a-reset", "ralink,rt2880-reset";
375 compatible = "ralink,rt2880-clock";
379 usbphy: usbphy@10120000 {
380 compatible = "mediatek,mt7628-usbphy", "mediatek,mt7620-usbphy";
381 reg = <0x10120000 0x1000>;
384 ralink,sysctl = <&sysc>;
385 resets = <&rstctrl 22 &rstctrl 25>;
386 reset-names = "host", "device";
387 clocks = <&clkctrl 22 &clkctrl 25>;
388 clock-names = "host", "device";
391 sdhci: sdhci@10130000 {
392 compatible = "ralink,mt7620-sdhci";
393 reg = <0x10130000 0x4000>;
395 interrupt-parent = <&intc>;
398 pinctrl-names = "default";
399 pinctrl-0 = <&sdxc_pins>;
404 ehci: ehci@101c0000 {
405 #address-cells = <1>;
407 compatible = "generic-ehci";
408 reg = <0x101c0000 0x1000>;
413 interrupt-parent = <&intc>;
418 #trigger-source-cells = <0>;
422 ohci: ohci@101c1000 {
423 #address-cells = <1>;
425 compatible = "generic-ohci";
426 reg = <0x101c1000 0x1000>;
431 interrupt-parent = <&intc>;
436 #trigger-source-cells = <0>;
440 ethernet: ethernet@10100000 {
441 compatible = "ralink,rt5350-eth";
442 reg = <0x10100000 0x10000>;
444 interrupt-parent = <&cpuintc>;
447 resets = <&rstctrl 21 &rstctrl 23>;
448 reset-names = "fe", "esw";
450 mediatek,switch = <&esw>;
454 compatible = "mediatek,mt7628-esw", "ralink,rt3050-esw";
455 reg = <0x10110000 0x8000>;
457 resets = <&rstctrl 23>;
460 interrupt-parent = <&intc>;
464 pcie: pcie@10140000 {
465 compatible = "mediatek,mt7620-pci";
466 reg = <0x10140000 0x100
469 #address-cells = <3>;
472 interrupt-parent = <&cpuintc>;
475 resets = <&rstctrl 26 &rstctrl 27>;
476 reset-names = "pcie0", "pcie1";
477 clocks = <&clkctrl 26 &clkctrl 27>;
478 clock-names = "pcie0", "pcie1";
486 0x02000000 0 0x00000000 0x20000000 0 0x10000000 /* pci memory */
487 0x01000000 0 0x00000000 0x10160000 0 0x00010000 /* io space */
491 reg = <0x0000 0 0 0 0>;
493 #address-cells = <3>;
502 wmac: wmac@10300000 {
503 compatible = "mediatek,mt7628-wmac";
504 reg = <0x10300000 0x100000>;
506 interrupt-parent = <&cpuintc>;
511 mediatek,mtd-eeprom = <&factory 0x0000>;