1 From 02bbf3c46e1e38e9ca699143566903683e3a015d Mon Sep 17 00:00:00 2001
2 From: Ram Chandra Jangir <rjangir@codeaurora.org>
3 Date: Thu, 20 Apr 2017 10:45:00 +0530
4 Subject: [PATCH] dts: ipq4019: add nand and qpic bam dma node
6 This change adds QPIC BAM dma and NAND driver node's in
7 IPQ4019 device tree, also enable this for AP-DK04.1 based
10 Signed-off-by: Ram Chandra Jangir <rjangir@codeaurora.org>
12 arch/arm/boot/dts/qcom-ipq4019-ap.dk04.1.dtsi | 75 +++++++++++++++++++++++++++
13 arch/arm/boot/dts/qcom-ipq4019.dtsi | 38 ++++++++++++++
14 2 files changed, 113 insertions(+)
16 diff --git a/arch/arm/boot/dts/qcom-ipq4019-ap.dk04.1.dtsi b/arch/arm/boot/dts/qcom-ipq4019-ap.dk04.1.dtsi
17 index 09fb047..e94954e 100644
18 --- a/arch/arm/boot/dts/qcom-ipq4019-ap.dk04.1.dtsi
19 +++ b/arch/arm/boot/dts/qcom-ipq4019-ap.dk04.1.dtsi
25 + nand_pins: nand_pins {
28 + pins = "gpio52", "gpio53", "gpio54",
29 + "gpio55", "gpio56", "gpio61",
30 + "gpio62", "gpio63", "gpio69";
31 + function = "qpic_pad";
37 + function = "qpic_pad0";
43 + function = "qpic_pad1";
49 + function = "qpic_pad2";
55 + function = "qpic_pad3";
61 + function = "qpic_pad4";
67 + function = "qpic_pad5";
73 + function = "qpic_pad6";
79 + function = "qpic_pad7";
85 + function = "qpic_pad8";
90 + pins = "gpio52", "gpio53", "gpio58",
96 + pins = "gpio54", "gpio55", "gpio56",
97 + "gpio57", "gpio60", "gpio61",
98 + "gpio62", "gpio63", "gpio64",
99 + "gpio65", "gpio66", "gpio67",
100 + "gpio68", "gpio69";
106 blsp_dma: dma@7884000 {
112 + qpic_bam: dma@7984000 {
116 + nand: qpic-nand@79b0000 {
117 + pinctrl-0 = <&nand_pins>;
118 + pinctrl-names = "default";
123 diff --git a/arch/arm/boot/dts/qcom-ipq4019.dtsi b/arch/arm/boot/dts/qcom-ipq4019.dtsi
124 index 52a64e7..740808b 100644
125 --- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
126 +++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
132 + qpic_bam: dma@7984000 {
133 + compatible = "qcom,bam-v1.7.0";
134 + reg = <0x7984000 0x1a000>;
135 + interrupts = <0 101 0>;
136 + clocks = <&gcc GCC_QPIC_AHB_CLK>;
137 + clock-names = "bam_clk";
140 + status = "disabled";
143 + nand: qpic-nand@79b0000 {
144 + compatible = "qcom,ebi2-nandc-bam", "qcom,msm-nand";
145 + reg = <0x79b0000 0x1000>;
146 + #address-cells = <1>;
148 + clocks = <&gcc GCC_QPIC_CLK>,
149 + <&gcc GCC_QPIC_AHB_CLK>;
150 + clock-names = "core", "aon";
152 + dmas = <&qpic_bam 0>,
155 + dma-names = "tx", "rx", "cmd";
156 + status = "disabled";
159 + compatible = "qcom,nandcs";
161 + #address-cells = <1>;
164 + nand-ecc-strength = <4>;
165 + nand-ecc-step-size = <512>;
166 + nand-bus-width = <8>;