1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ath79-clk.h>
5 compatible = "qca,ar9132";
11 bootargs = "console=ttyS0,115200";
20 compatible = "mips,mips24Kc";
21 clocks = <&pll ATH79_CLK_CPU>;
26 cpuintc: interrupt-controller {
27 compatible = "qca,ar9132-cpu-intc", "qca,ar7100-cpu-intc";
30 #interrupt-cells = <1>;
32 qca,ddr-wb-channel-interrupts = <2>, <3>, <4>, <5>;
33 qca,ddr-wb-channels = <&ddr_ctrl 3>, <&ddr_ctrl 2>,
34 <&ddr_ctrl 0>, <&ddr_ctrl 1>;
38 compatible = "simple-bus";
44 interrupt-parent = <&cpuintc>;
47 compatible = "simple-bus";
53 interrupt-parent = <&miscintc>;
55 ddr_ctrl: memory-controller@18000000 {
56 compatible = "qca,ar9132-ddr-controller",
57 "qca,ar7240-ddr-controller";
58 reg = <0x18000000 0x100>;
60 #qca,ddr-wb-channel-cells = <1>;
64 compatible = "ns8250";
65 reg = <0x18020000 0x20>;
68 clocks = <&pll ATH79_CLK_AHB>;
79 compatible = "qca,ar9132-gpio",
81 reg = <0x18040000 0x30>;
90 #interrupt-cells = <2>;
93 pll: pll-controller@18050000 {
94 compatible = "qca,ar9132-pll",
96 reg = <0x18050000 0x20>;
99 /* The board must provides the ref clock */
102 clock-output-names = "cpu", "ddr", "ahb";
106 compatible = "qca,ar7130-wdt";
107 reg = <0x18060008 0x8>;
111 clocks = <&pll ATH79_CLK_AHB>;
115 miscintc: interrupt-controller@18060010 {
116 compatible = "qca,ar9132-misc-intc",
117 "qca,ar7100-misc-intc";
118 reg = <0x18060010 0x8>;
120 interrupt-parent = <&cpuintc>;
123 interrupt-controller;
124 #interrupt-cells = <1>;
127 rst: reset-controller@1806001c {
128 compatible = "qca,ar9132-reset",
130 reg = <0x1806001c 0x4>;
137 compatible = "qca,ar7100-ehci", "generic-ehci";
138 reg = <0x1b000100 0x100>;
143 has-transaction-translator;
152 compatible = "qca,ar9132-spi", "qca,ar7100-spi";
153 reg = <0x1f000000 0x10>;
155 clocks = <&pll ATH79_CLK_AHB>;
160 #address-cells = <1>;
166 compatible = "qca,ar7200-usb-phy";
168 reset-names = "usb-phy", "usb-suspend-override";
169 resets = <&rst 4>, <&rst 3>;