1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (c) 2014 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
4 * Copyright (c) 2014 Renesas Electronics Corporation
23 * Information about SCIF port
25 * @base: Register base address
26 * @clk: Input clock rate, used for calculating the baud rate divisor
27 * @clk_mode: Clock mode, set internal (INT) or external (EXT)
30 struct sh_serial_platdata {
33 enum sh_clk_mode clk_mode;
34 enum sh_serial_type type;
36 #endif /* __serial_sh_h */