3 * originally from linux source (arch/powerpc/boot/ns16550.c)
4 * modified to use CONFIG_SYS_ISA_MEM and new defines
15 #include <linux/types.h>
18 DECLARE_GLOBAL_DATA_PTR;
20 #define UART_LCRVAL UART_LCR_8N1 /* 8 data, 1 stop, no parity */
21 #define UART_MCRVAL (UART_MCR_DTR | \
22 UART_MCR_RTS) /* RTS/DTR */
24 #ifndef CONFIG_DM_SERIAL
25 #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
26 #define serial_out(x, y) outb(x, (ulong)y)
27 #define serial_in(y) inb((ulong)y)
28 #elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE > 0)
29 #define serial_out(x, y) out_be32(y, x)
30 #define serial_in(y) in_be32(y)
31 #elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE < 0)
32 #define serial_out(x, y) out_le32(y, x)
33 #define serial_in(y) in_le32(y)
35 #define serial_out(x, y) writeb(x, y)
36 #define serial_in(y) readb(y)
38 #endif /* !CONFIG_DM_SERIAL */
40 #if defined(CONFIG_SOC_KEYSTONE)
41 #define UART_REG_VAL_PWREMU_MGMT_UART_DISABLE 0
42 #define UART_REG_VAL_PWREMU_MGMT_UART_ENABLE ((1 << 14) | (1 << 13) | (1 << 0))
44 #ifdef CONFIG_SERIAL_HW_FLOW_CONTROL
45 #define UART_MCRVAL (UART_MCR_RTS | UART_MCR_AFE)
47 #define UART_MCRVAL (UART_MCR_RTS)
51 #ifndef CONFIG_SYS_NS16550_IER
52 #define CONFIG_SYS_NS16550_IER 0x00
53 #endif /* CONFIG_SYS_NS16550_IER */
55 static inline void serial_out_shift(void *addr, int shift, int value)
57 #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
58 outb(value, (ulong)addr);
59 #elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
60 out_le32(addr, value);
61 #elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
62 out_be32(addr, value);
63 #elif defined(CONFIG_SYS_NS16550_MEM32)
65 #elif defined(CONFIG_SYS_BIG_ENDIAN)
66 writeb(value, addr + (1 << shift) - 1);
72 static inline int serial_in_shift(void *addr, int shift)
74 #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
75 return inb((ulong)addr);
76 #elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
78 #elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
80 #elif defined(CONFIG_SYS_NS16550_MEM32)
82 #elif defined(CONFIG_SYS_BIG_ENDIAN)
83 return readb(addr + (1 << shift) - 1);
89 #ifdef CONFIG_DM_SERIAL
91 #ifndef CONFIG_SYS_NS16550_CLK
92 #define CONFIG_SYS_NS16550_CLK 0
95 static void ns16550_writeb(NS16550_t port, int offset, int value)
97 struct ns16550_platdata *plat = port->plat;
100 offset *= 1 << plat->reg_shift;
101 addr = (unsigned char *)plat->base + offset;
104 * As far as we know it doesn't make sense to support selection of
105 * these options at run-time, so use the existing CONFIG options.
107 serial_out_shift(addr + plat->reg_offset, plat->reg_shift, value);
110 static int ns16550_readb(NS16550_t port, int offset)
112 struct ns16550_platdata *plat = port->plat;
115 offset *= 1 << plat->reg_shift;
116 addr = (unsigned char *)plat->base + offset;
118 return serial_in_shift(addr + plat->reg_offset, plat->reg_shift);
121 static u32 ns16550_getfcr(NS16550_t port)
123 struct ns16550_platdata *plat = port->plat;
128 /* We can clean these up once everything is moved to driver model */
129 #define serial_out(value, addr) \
130 ns16550_writeb(com_port, \
131 (unsigned char *)addr - (unsigned char *)com_port, value)
132 #define serial_in(addr) \
133 ns16550_readb(com_port, \
134 (unsigned char *)addr - (unsigned char *)com_port)
136 static u32 ns16550_getfcr(NS16550_t port)
138 return UART_FCR_DEFVAL;
142 int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate)
144 const unsigned int mode_x_div = 16;
146 return DIV_ROUND_CLOSEST(clock, mode_x_div * baudrate);
149 static void NS16550_setbrg(NS16550_t com_port, int baud_divisor)
151 serial_out(UART_LCR_BKSE | UART_LCRVAL, &com_port->lcr);
152 serial_out(baud_divisor & 0xff, &com_port->dll);
153 serial_out((baud_divisor >> 8) & 0xff, &com_port->dlm);
154 serial_out(UART_LCRVAL, &com_port->lcr);
157 void NS16550_init(NS16550_t com_port, int baud_divisor)
159 #if (defined(CONFIG_SPL_BUILD) && \
160 (defined(CONFIG_OMAP34XX) || defined(CONFIG_OMAP44XX)))
162 * On some OMAP3/OMAP4 devices when UART3 is configured for boot mode
163 * before SPL starts only THRE bit is set. We have to empty the
164 * transmitter before initialization starts.
166 if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE))
168 if (baud_divisor != -1)
169 NS16550_setbrg(com_port, baud_divisor);
170 serial_out(0, &com_port->mdr1);
174 while (!(serial_in(&com_port->lsr) & UART_LSR_TEMT))
177 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
178 #if defined(CONFIG_ARCH_OMAP2PLUS)
179 serial_out(0x7, &com_port->mdr1); /* mode select reset TL16C750*/
181 serial_out(UART_MCRVAL, &com_port->mcr);
182 serial_out(ns16550_getfcr(com_port), &com_port->fcr);
183 if (baud_divisor != -1)
184 NS16550_setbrg(com_port, baud_divisor);
185 #if defined(CONFIG_ARCH_OMAP2PLUS) || defined(CONFIG_SOC_DA8XX)
186 /* /16 is proper to hit 115200 with 48MHz */
187 serial_out(0, &com_port->mdr1);
189 #if defined(CONFIG_SOC_KEYSTONE)
190 serial_out(UART_REG_VAL_PWREMU_MGMT_UART_ENABLE, &com_port->regC);
194 #ifndef CONFIG_NS16550_MIN_FUNCTIONS
195 void NS16550_reinit(NS16550_t com_port, int baud_divisor)
197 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
198 NS16550_setbrg(com_port, 0);
199 serial_out(UART_MCRVAL, &com_port->mcr);
200 serial_out(ns16550_getfcr(com_port), &com_port->fcr);
201 NS16550_setbrg(com_port, baud_divisor);
203 #endif /* CONFIG_NS16550_MIN_FUNCTIONS */
205 void NS16550_putc(NS16550_t com_port, char c)
207 while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0)
209 serial_out(c, &com_port->thr);
212 * Call watchdog_reset() upon newline. This is done here in putc
213 * since the environment code uses a single puts() to print the complete
214 * environment upon "printenv". So we can't put this watchdog call
221 #ifndef CONFIG_NS16550_MIN_FUNCTIONS
222 char NS16550_getc(NS16550_t com_port)
224 while ((serial_in(&com_port->lsr) & UART_LSR_DR) == 0) {
225 #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_USB_TTY)
226 extern void usbtty_poll(void);
231 return serial_in(&com_port->rbr);
234 int NS16550_tstc(NS16550_t com_port)
236 return (serial_in(&com_port->lsr) & UART_LSR_DR) != 0;
239 #endif /* CONFIG_NS16550_MIN_FUNCTIONS */
241 #ifdef CONFIG_DEBUG_UART_NS16550
243 #include <debug_uart.h>
245 static inline void _debug_uart_init(void)
247 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
251 * We copy the code from above because it is already horribly messy.
252 * Trying to refactor to nicely remove the duplication doesn't seem
253 * feasible. The better fix is to move all users of this driver to
256 baud_divisor = ns16550_calc_divisor(com_port, CONFIG_DEBUG_UART_CLOCK,
258 serial_dout(&com_port->ier, CONFIG_SYS_NS16550_IER);
259 serial_dout(&com_port->mcr, UART_MCRVAL);
260 serial_dout(&com_port->fcr, UART_FCR_DEFVAL);
262 serial_dout(&com_port->lcr, UART_LCR_BKSE | UART_LCRVAL);
263 serial_dout(&com_port->dll, baud_divisor & 0xff);
264 serial_dout(&com_port->dlm, (baud_divisor >> 8) & 0xff);
265 serial_dout(&com_port->lcr, UART_LCRVAL);
268 static inline void _debug_uart_putc(int ch)
270 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
272 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE))
274 serial_dout(&com_port->thr, ch);
281 #ifdef CONFIG_DEBUG_UART_OMAP
283 #include <debug_uart.h>
285 static inline void _debug_uart_init(void)
287 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
290 baud_divisor = ns16550_calc_divisor(com_port, CONFIG_DEBUG_UART_CLOCK,
292 serial_dout(&com_port->ier, CONFIG_SYS_NS16550_IER);
293 serial_dout(&com_port->mdr1, 0x7);
294 serial_dout(&com_port->mcr, UART_MCRVAL);
295 serial_dout(&com_port->fcr, UART_FCR_DEFVAL);
297 serial_dout(&com_port->lcr, UART_LCR_BKSE | UART_LCRVAL);
298 serial_dout(&com_port->dll, baud_divisor & 0xff);
299 serial_dout(&com_port->dlm, (baud_divisor >> 8) & 0xff);
300 serial_dout(&com_port->lcr, UART_LCRVAL);
301 serial_dout(&com_port->mdr1, 0x0);
304 static inline void _debug_uart_putc(int ch)
306 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
308 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE))
310 serial_dout(&com_port->thr, ch);
317 #ifdef CONFIG_DM_SERIAL
318 static int ns16550_serial_putc(struct udevice *dev, const char ch)
320 struct NS16550 *const com_port = dev_get_priv(dev);
322 if (!(serial_in(&com_port->lsr) & UART_LSR_THRE))
324 serial_out(ch, &com_port->thr);
327 * Call watchdog_reset() upon newline. This is done here in putc
328 * since the environment code uses a single puts() to print the complete
329 * environment upon "printenv". So we can't put this watchdog call
338 static int ns16550_serial_pending(struct udevice *dev, bool input)
340 struct NS16550 *const com_port = dev_get_priv(dev);
343 return serial_in(&com_port->lsr) & UART_LSR_DR ? 1 : 0;
345 return serial_in(&com_port->lsr) & UART_LSR_THRE ? 0 : 1;
348 static int ns16550_serial_getc(struct udevice *dev)
350 struct NS16550 *const com_port = dev_get_priv(dev);
352 if (!(serial_in(&com_port->lsr) & UART_LSR_DR))
355 return serial_in(&com_port->rbr);
358 static int ns16550_serial_setbrg(struct udevice *dev, int baudrate)
360 struct NS16550 *const com_port = dev_get_priv(dev);
361 struct ns16550_platdata *plat = com_port->plat;
364 clock_divisor = ns16550_calc_divisor(com_port, plat->clock, baudrate);
366 NS16550_setbrg(com_port, clock_divisor);
371 int ns16550_serial_probe(struct udevice *dev)
373 struct NS16550 *const com_port = dev_get_priv(dev);
375 com_port->plat = dev_get_platdata(dev);
376 NS16550_init(com_port, -1);
381 #if CONFIG_IS_ENABLED(OF_CONTROL)
388 #if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
389 int ns16550_serial_ofdata_to_platdata(struct udevice *dev)
391 struct ns16550_platdata *plat = dev->platdata;
392 const u32 port_type = dev_get_driver_data(dev);
397 /* try Processor Local Bus device first */
398 addr = devfdt_get_addr(dev);
399 #if defined(CONFIG_PCI) && defined(CONFIG_DM_PCI)
400 if (addr == FDT_ADDR_T_NONE) {
401 /* then try pci device */
402 struct fdt_pci_addr pci_addr;
406 /* we prefer to use a memory-mapped register */
407 ret = fdtdec_get_pci_addr(gd->fdt_blob, dev_of_offset(dev),
408 FDT_PCI_SPACE_MEM32, "reg",
411 /* try if there is any i/o-mapped register */
412 ret = fdtdec_get_pci_addr(gd->fdt_blob,
420 ret = fdtdec_get_pci_bar32(dev, &pci_addr, &bar);
428 if (addr == FDT_ADDR_T_NONE)
431 #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
434 plat->base = (unsigned long)map_physmem(addr, 0, MAP_NOCACHE);
437 plat->reg_offset = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev),
439 plat->reg_shift = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev),
442 err = clk_get_by_index(dev, 0, &clk);
444 err = clk_get_rate(&clk);
445 if (!IS_ERR_VALUE(err))
447 } else if (err != -ENOENT && err != -ENODEV && err != -ENOSYS) {
448 debug("ns16550 failed to get clock\n");
453 plat->clock = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev),
455 CONFIG_SYS_NS16550_CLK);
457 debug("ns16550 clock not defined\n");
461 plat->fcr = UART_FCR_DEFVAL;
462 if (port_type == PORT_JZ4780)
463 plat->fcr |= UART_FCR_UME;
469 const struct dm_serial_ops ns16550_serial_ops = {
470 .putc = ns16550_serial_putc,
471 .pending = ns16550_serial_pending,
472 .getc = ns16550_serial_getc,
473 .setbrg = ns16550_serial_setbrg,
476 #if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
478 * Please consider existing compatible strings before adding a new
479 * one to keep this table compact. Or you may add a generic "ns16550"
480 * compatible string to your dts.
482 static const struct udevice_id ns16550_serial_ids[] = {
483 { .compatible = "ns16550", .data = PORT_NS16550 },
484 { .compatible = "ns16550a", .data = PORT_NS16550 },
485 { .compatible = "ingenic,jz4780-uart", .data = PORT_JZ4780 },
486 { .compatible = "nvidia,tegra20-uart", .data = PORT_NS16550 },
487 { .compatible = "snps,dw-apb-uart", .data = PORT_NS16550 },
488 { .compatible = "ti,omap2-uart", .data = PORT_NS16550 },
489 { .compatible = "ti,omap3-uart", .data = PORT_NS16550 },
490 { .compatible = "ti,omap4-uart", .data = PORT_NS16550 },
491 { .compatible = "ti,am3352-uart", .data = PORT_NS16550 },
492 { .compatible = "ti,am4372-uart", .data = PORT_NS16550 },
493 { .compatible = "ti,dra742-uart", .data = PORT_NS16550 },
496 #endif /* OF_CONTROL && !OF_PLATDATA */
498 #if CONFIG_IS_ENABLED(SERIAL_PRESENT)
500 /* TODO(sjg@chromium.org): Integrate this into a macro like CONFIG_IS_ENABLED */
501 #if !defined(CONFIG_TPL_BUILD) || defined(CONFIG_TPL_DM_SERIAL)
502 U_BOOT_DRIVER(ns16550_serial) = {
503 .name = "ns16550_serial",
505 #if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
506 .of_match = ns16550_serial_ids,
507 .ofdata_to_platdata = ns16550_serial_ofdata_to_platdata,
508 .platdata_auto_alloc_size = sizeof(struct ns16550_platdata),
510 .priv_auto_alloc_size = sizeof(struct NS16550),
511 .probe = ns16550_serial_probe,
512 .ops = &ns16550_serial_ops,
513 .flags = DM_FLAG_PRE_RELOC,
516 #endif /* SERIAL_PRESENT */
518 #endif /* CONFIG_DM_SERIAL */