2 * SH7780 PCI Controller (PCIC) for U-Boot.
3 * (C) Dustin McIntire (dustin@sensoria.com)
4 * (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 * (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
7 * See file CREDITS for list of people who contributed to this
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
29 #include <asm/processor.h>
33 #define SH7780_VENDOR_ID 0x1912
34 #define SH7780_DEVICE_ID 0x0002
35 #define SH7780_PCICR_PREFIX 0xA5000000
36 #define SH7780_PCICR_PFCS 0x00000800
37 #define SH7780_PCICR_FTO 0x00000400
38 #define SH7780_PCICR_PFE 0x00000200
39 #define SH7780_PCICR_TBS 0x00000100
40 #define SH7780_PCICR_ARBM 0x00000040
41 #define SH7780_PCICR_IOCS 0x00000004
42 #define SH7780_PCICR_PRST 0x00000002
43 #define SH7780_PCICR_CFIN 0x00000001
45 #define p4_in(addr) (*(vu_long *)addr)
46 #define p4_out(data, addr) (*(vu_long *)addr) = (data)
47 #define p4_inw(addr) (*(vu_short *)addr)
48 #define p4_outw(data, addr) (*(vu_short *)addr) = (data)
50 int pci_sh4_read_config_dword(struct pci_controller *hose,
51 pci_dev_t dev, int offset, u32 *value)
53 u32 par_data = 0x80000000 | dev;
55 p4_out(par_data | (offset & 0xfc), SH7780_PCIPAR);
56 *value = p4_in(SH7780_PCIPDR);
61 int pci_sh4_write_config_dword(struct pci_controller *hose,
62 pci_dev_t dev, int offset, u32 value)
64 u32 par_data = 0x80000000 | dev;
66 p4_out(par_data | (offset & 0xfc), SH7780_PCIPAR);
67 p4_out(value, SH7780_PCIPDR);
71 int pci_sh7780_init(struct pci_controller *hose)
73 p4_out(0x01, SH7780_PCIECR);
75 if (p4_inw(SH7780_PCIVID) != SH7780_VENDOR_ID
76 && p4_inw(SH7780_PCIDID) != SH7780_DEVICE_ID) {
77 printf("PCI: Unknown PCI host bridge.\n");
80 printf("PCI: SH7780 PCI host bridge found.\n");
82 /* Toggle PCI reset pin */
83 p4_out((SH7780_PCICR_PREFIX | SH7780_PCICR_PRST), SH7780_PCICR);
85 p4_out(SH7780_PCICR_PREFIX, SH7780_PCICR);
86 p4_outw(0x0047, SH7780_PCICMD);
88 p4_out(CONFIG_SH7780_PCI_LSR, SH7780_PCILSR0);
89 p4_out(CONFIG_SH7780_PCI_LAR, SH7780_PCILAR0);
90 p4_out(0x00000000, SH7780_PCILSR1);
91 p4_out(0, SH7780_PCILAR1);
92 p4_out(CONFIG_SH7780_PCI_BAR, SH7780_PCIMBAR0);
93 p4_out(0x00000000, SH7780_PCIMBAR1);
95 p4_out(0xFD000000, SH7780_PCIMBR0);
96 p4_out(0x00FC0000, SH7780_PCIMBMR0);
98 /* if use Operand Cache then enable PCICSCR Soonp bits. */
99 p4_out(0x08000000, SH7780_PCICSAR0);
100 p4_out(0x0000001B, SH7780_PCICSCR0); /* Snoop bit :On */
102 p4_out((SH7780_PCICR_PREFIX | SH7780_PCICR_CFIN | SH7780_PCICR_ARBM
103 | SH7780_PCICR_FTO | SH7780_PCICR_PFCS | SH7780_PCICR_PFE),