3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 * This file is based on mpc4200fec.c,
6 * (C) Copyright Motorola, Inc., 2000
18 #if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_NET_MULTI) && \
19 defined(CONFIG_MPC8220_FEC)
21 /*#if (CONFIG_COMMANDS & CFG_CMD_NET)*/
24 static void tfifo_print (mpc8220_fec_priv * fec);
25 static void rfifo_print (mpc8220_fec_priv * fec);
29 static u32 local_crc32 (char *string, unsigned int crc_value, int len);
33 u8 data[1500]; /* actual data */
34 int length; /* actual length */
35 int used; /* buffer in use or not */
36 u8 head[16]; /* MAC header(6 + 6 + 2) + 2(aligned) */
39 /********************************************************************/
41 static void mpc8220_fec_phydump (void)
44 u8 phyAddr = CONFIG_PHY_ADDR;
46 #if CONFIG_PHY_TYPE == 0x79c874 /* AMD Am79C874 */
47 /* regs to print: 0...7, 16...19, 21, 23, 24 */
48 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0,
49 1, 1, 1, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0,
51 /* regs to print: 0...8, 16...20 */
52 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0,
53 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
57 for (i = 0; i < 32; i++) {
59 miiphy_read (phyAddr, i, &phyStatus);
60 printf ("Mii reg %d: 0x%04x\n", i, phyStatus);
66 /********************************************************************/
67 static int mpc8220_fec_rbd_init (mpc8220_fec_priv * fec)
73 for (ix = 0; ix < FEC_RBD_NUM; ix++) {
75 data = (char *) malloc (FEC_MAX_PKT_SIZE);
77 printf ("RBD INIT FAILED\n");
80 fec->rbdBase[ix].dataPointer = (u32) data;
82 fec->rbdBase[ix].status = FEC_RBD_EMPTY;
83 fec->rbdBase[ix].dataLength = 0;
88 * have the last RBD to close the ring
90 fec->rbdBase[ix - 1].status |= FEC_RBD_WRAP;
96 /********************************************************************/
97 static void mpc8220_fec_tbd_init (mpc8220_fec_priv * fec)
101 for (ix = 0; ix < FEC_TBD_NUM; ix++) {
102 fec->tbdBase[ix].status = 0;
106 * Have the last TBD to close the ring
108 fec->tbdBase[ix - 1].status |= FEC_TBD_WRAP;
111 * Initialize some indices
114 fec->usedTbdIndex = 0;
115 fec->cleanTbdNum = FEC_TBD_NUM;
118 /********************************************************************/
119 static void mpc8220_fec_rbd_clean (mpc8220_fec_priv * fec, FEC_RBD * pRbd)
122 * Reset buffer descriptor as empty
124 if ((fec->rbdIndex) == (FEC_RBD_NUM - 1))
125 pRbd->status = (FEC_RBD_WRAP | FEC_RBD_EMPTY);
127 pRbd->status = FEC_RBD_EMPTY;
129 pRbd->dataLength = 0;
132 * Now, we have an empty RxBD, restart the SmartDMA receive task
134 DMA_TASK_ENABLE (FEC_RECV_TASK_NO);
139 fec->rbdIndex = (fec->rbdIndex + 1) % FEC_RBD_NUM;
142 /********************************************************************/
143 static void mpc8220_fec_tbd_scrub (mpc8220_fec_priv * fec)
148 printf ("tbd_scrub: fec->cleanTbdNum = %d, fec->usedTbdIndex = %d\n",
149 fec->cleanTbdNum, fec->usedTbdIndex);
153 * process all the consumed TBDs
155 while (fec->cleanTbdNum < FEC_TBD_NUM) {
156 pUsedTbd = &fec->tbdBase[fec->usedTbdIndex];
157 if (pUsedTbd->status & FEC_TBD_READY) {
159 printf ("Cannot clean TBD %d, in use\n",
166 * clean this buffer descriptor
168 if (fec->usedTbdIndex == (FEC_TBD_NUM - 1))
169 pUsedTbd->status = FEC_TBD_WRAP;
171 pUsedTbd->status = 0;
174 * update some indeces for a correct handling of the TBD ring
177 fec->usedTbdIndex = (fec->usedTbdIndex + 1) % FEC_TBD_NUM;
181 /********************************************************************/
182 static void mpc8220_fec_set_hwaddr (mpc8220_fec_priv * fec, char *mac)
184 u8 currByte; /* byte for which to compute the CRC */
185 int byte; /* loop - counter */
186 int bit; /* loop - counter */
187 u32 crc = 0xffffffff; /* initial value */
190 * The algorithm used is the following:
191 * we loop on each of the six bytes of the provided address,
192 * and we compute the CRC by left-shifting the previous
193 * value by one position, so that each bit in the current
194 * byte of the address may contribute the calculation. If
195 * the latter and the MSB in the CRC are different, then
196 * the CRC value so computed is also ex-ored with the
197 * "polynomium generator". The current byte of the address
198 * is also shifted right by one bit at each iteration.
199 * This is because the CRC generatore in hardware is implemented
200 * as a shift-register with as many ex-ores as the radixes
201 * in the polynomium. This suggests that we represent the
202 * polynomiumm itself as a 32-bit constant.
204 for (byte = 0; byte < 6; byte++) {
205 currByte = mac[byte];
206 for (bit = 0; bit < 8; bit++) {
207 if ((currByte & 0x01) ^ (crc & 0x01)) {
209 crc = crc ^ 0xedb88320;
220 * Set individual hash table register
223 fec->eth->iaddr1 = (1 << (crc - 32));
224 fec->eth->iaddr2 = 0;
226 fec->eth->iaddr1 = 0;
227 fec->eth->iaddr2 = (1 << crc);
231 * Set physical address
234 (mac[0] << 24) + (mac[1] << 16) + (mac[2] << 8) + mac[3];
235 fec->eth->paddr2 = (mac[4] << 24) + (mac[5] << 16) + 0x8808;
238 /********************************************************************/
239 static int mpc8220_fec_init (struct eth_device *dev, bd_t * bis)
241 mpc8220_fec_priv *fec = (mpc8220_fec_priv *) dev->priv;
242 struct mpc8220_dma *dma = (struct mpc8220_dma *) MMAP_DMA;
243 const u8 phyAddr = CONFIG_PHY_ADDR; /* Only one PHY */
246 printf ("mpc8220_fec_init... Begin\n");
250 * Initialize RxBD/TxBD rings
252 mpc8220_fec_rbd_init (fec);
253 mpc8220_fec_tbd_init (fec);
256 * Set up Pin Muxing for FEC 1
258 *(vu_long *) MMAP_PCFG = 0;
259 *(vu_long *) (MMAP_PCFG + 4) = 0;
261 * Clear FEC-Lite interrupt event register(IEVENT)
263 fec->eth->ievent = 0xffffffff;
266 * Set interrupt mask register
268 fec->eth->imask = 0x00000000;
271 * Set FEC-Lite receive control register(R_CNTRL):
273 if (fec->xcv_type == SEVENWIRE) {
275 * Frame length=1518; 7-wire mode
277 fec->eth->r_cntrl = 0x05ee0020; /*0x05ee0000;FIXME */
280 * Frame length=1518; MII mode;
282 fec->eth->r_cntrl = 0x05ee0024; /*0x05ee0004;FIXME */
285 fec->eth->x_cntrl = 0x00000000; /* half-duplex, heartbeat disabled */
286 if (fec->xcv_type != SEVENWIRE) {
288 * Set MII_SPEED = (1/(mii_speed * 2)) * System Clock
289 * and do not drop the Preamble.
292 /*fec->eth->mii_speed = (((gd->ipb_clk >> 20) / 5) << 1); */
293 /* No MII for 7-wire mode */
294 fec->eth->mii_speed = 0x00000030;
298 * Set Opcode/Pause Duration Register
300 fec->eth->op_pause = 0x00010020; /*FIXME0xffff0020; */
303 * Set Rx FIFO alarm and granularity value
305 fec->eth->rfifo_cntrl = 0x0c000000;
306 fec->eth->rfifo_alarm = 0x0000030c;
308 if (fec->eth->rfifo_status & 0x00700000) {
309 printf ("mpc8220_fec_init() RFIFO error\n");
314 * Set Tx FIFO granularity value
316 /*fec->eth->tfifo_cntrl = 0x0c000000; */ /*tbd - rtm */
317 fec->eth->tfifo_cntrl = 0x0e000000;
319 printf ("tfifo_status: 0x%08x\n", fec->eth->tfifo_status);
320 printf ("tfifo_alarm: 0x%08x\n", fec->eth->tfifo_alarm);
324 * Set transmit fifo watermark register(X_WMRK), default = 64
326 fec->eth->tfifo_alarm = 0x00000080;
327 fec->eth->x_wmrk = 0x2;
330 * Set individual address filter for unicast address
331 * and set physical address registers.
333 mpc8220_fec_set_hwaddr (fec, (char *)(dev->enetaddr));
336 * Set multicast address filter
338 fec->eth->gaddr1 = 0x00000000;
339 fec->eth->gaddr2 = 0x00000000;
342 * Turn ON cheater FSM: ????
344 fec->eth->xmit_fsm = 0x03000000;
347 /*#if defined(CONFIG_MPC5200)*/
349 * Turn off COMM bus prefetch in the MGT5200 BestComm. It doesn't
350 * work w/ the current receive task.
352 dma->PtdCntrl |= 0x00000001;
356 * Set priority of different initiators
358 dma->IPR0 = 7; /* always */
359 dma->IPR3 = 6; /* Eth RX */
360 dma->IPR4 = 5; /* Eth Tx */
363 * Clear SmartDMA task interrupt pending bits
365 DMA_CLEAR_IEVENT (FEC_RECV_TASK_NO);
368 * Initialize SmartDMA parameters stored in SRAM
370 *(int *) FEC_TBD_BASE = (int) fec->tbdBase;
371 *(int *) FEC_RBD_BASE = (int) fec->rbdBase;
372 *(int *) FEC_TBD_NEXT = (int) fec->tbdBase;
373 *(int *) FEC_RBD_NEXT = (int) fec->rbdBase;
375 if (fec->xcv_type != SEVENWIRE) {
377 * Initialize PHY(LXT971A):
379 * Generally, on power up, the LXT971A reads its configuration
380 * pins to check for forced operation, If not cofigured for
381 * forced operation, it uses auto-negotiation/parallel detection
382 * to automatically determine line operating conditions.
383 * If the PHY device on the other side of the link supports
384 * auto-negotiation, the LXT971A auto-negotiates with it
385 * using Fast Link Pulse(FLP) Bursts. If the PHY partner does not
386 * support auto-negotiation, the LXT971A automatically detects
387 * the presence of either link pulses(10Mbps PHY) or Idle
388 * symbols(100Mbps) and sets its operating conditions accordingly.
390 * When auto-negotiation is controlled by software, the following
391 * steps are recommended.
394 * The physical address is dependent on hardware configuration.
401 * Reset PHY, then delay 300ns
403 miiphy_write (phyAddr, 0x0, 0x8000);
406 if (fec->xcv_type == MII10) {
408 * Force 10Base-T, FDX operation
411 printf ("Forcing 10 Mbps ethernet link... ");
413 miiphy_read (phyAddr, 0x1, &phyStatus);
415 miiphy_write(fec, phyAddr, 0x0, 0x0100);
417 miiphy_write (phyAddr, 0x0, 0x0180);
420 do { /* wait for link status to go down */
422 if ((timeout--) == 0) {
424 printf ("hmmm, should not have waited...");
428 miiphy_read (phyAddr, 0x1, &phyStatus);
432 } while ((phyStatus & 0x0004)); /* !link up */
435 do { /* wait for link status to come back up */
437 if ((timeout--) == 0) {
438 printf ("failed. Link is down.\n");
441 miiphy_read (phyAddr, 0x1, &phyStatus);
445 } while (!(phyStatus & 0x0004)); /* !link up */
450 } else { /* MII100 */
452 * Set the auto-negotiation advertisement register bits
454 miiphy_write (phyAddr, 0x4, 0x01e1);
457 * Set MDIO bit 0.12 = 1(&& bit 0.9=1?) to enable auto-negotiation
459 miiphy_write (phyAddr, 0x0, 0x1200);
462 * Wait for AN completion
468 if ((timeout--) == 0) {
470 printf ("PHY auto neg 0 failed...\n");
475 if (miiphy_read (phyAddr, 0x1, &phyStatus) !=
478 printf ("PHY auto neg 1 failed 0x%04x...\n", phyStatus);
482 } while (!(phyStatus & 0x0004));
485 printf ("PHY auto neg complete! \n");
492 * Enable FEC-Lite controller
494 fec->eth->ecntrl |= 0x00000006;
497 if (fec->xcv_type != SEVENWIRE)
498 mpc8220_fec_phydump ();
502 * Enable SmartDMA receive task
504 DMA_TASK_ENABLE (FEC_RECV_TASK_NO);
507 printf ("mpc8220_fec_init... Done \n");
513 /********************************************************************/
514 static void mpc8220_fec_halt (struct eth_device *dev)
516 mpc8220_fec_priv *fec = (mpc8220_fec_priv *) dev->priv;
517 int counter = 0xffff;
520 if (fec->xcv_type != SEVENWIRE)
521 mpc8220_fec_phydump ();
525 * mask FEC chip interrupts
530 * issue graceful stop command to the FEC transmitter if necessary
532 fec->eth->x_cntrl |= 0x00000001;
535 * wait for graceful stop to register
537 while ((counter--) && (!(fec->eth->ievent & 0x10000000)));
540 * Disable SmartDMA tasks
542 DMA_TASK_DISABLE (FEC_XMIT_TASK_NO);
543 DMA_TASK_DISABLE (FEC_RECV_TASK_NO);
546 * Disable the Ethernet Controller
548 fec->eth->ecntrl &= 0xfffffffd;
551 * Clear FIFO status registers
553 fec->eth->rfifo_status &= 0x00700000;
554 fec->eth->tfifo_status &= 0x00700000;
556 fec->eth->reset_cntrl = 0x01000000;
559 * Issue a reset command to the FEC chip
561 fec->eth->ecntrl |= 0x1;
564 * wait at least 16 clock cycles
569 printf ("Ethernet task stopped\n");
574 /********************************************************************/
576 static void tfifo_print (mpc8220_fec_priv * fec)
578 u16 phyAddr = CONFIG_PHY_ADDR;
581 if ((fec->eth->tfifo_lrf_ptr != fec->eth->tfifo_lwf_ptr)
582 || (fec->eth->tfifo_rdptr != fec->eth->tfifo_wrptr)) {
584 miiphy_read (phyAddr, 0x1, &phyStatus);
585 printf ("\nphyStatus: 0x%04x\n", phyStatus);
586 printf ("ecntrl: 0x%08x\n", fec->eth->ecntrl);
587 printf ("ievent: 0x%08x\n", fec->eth->ievent);
588 printf ("x_status: 0x%08x\n", fec->eth->x_status);
589 printf ("tfifo: status 0x%08x\n", fec->eth->tfifo_status);
591 printf (" control 0x%08x\n", fec->eth->tfifo_cntrl);
592 printf (" lrfp 0x%08x\n", fec->eth->tfifo_lrf_ptr);
593 printf (" lwfp 0x%08x\n", fec->eth->tfifo_lwf_ptr);
594 printf (" alarm 0x%08x\n", fec->eth->tfifo_alarm);
595 printf (" readptr 0x%08x\n", fec->eth->tfifo_rdptr);
596 printf (" writptr 0x%08x\n", fec->eth->tfifo_wrptr);
600 static void rfifo_print (mpc8220_fec_priv * fec)
602 u16 phyAddr = CONFIG_PHY_ADDR;
605 if ((fec->eth->rfifo_lrf_ptr != fec->eth->rfifo_lwf_ptr)
606 || (fec->eth->rfifo_rdptr != fec->eth->rfifo_wrptr)) {
608 miiphy_read (phyAddr, 0x1, &phyStatus);
609 printf ("\nphyStatus: 0x%04x\n", phyStatus);
610 printf ("ecntrl: 0x%08x\n", fec->eth->ecntrl);
611 printf ("ievent: 0x%08x\n", fec->eth->ievent);
612 printf ("x_status: 0x%08x\n", fec->eth->x_status);
613 printf ("rfifo: status 0x%08x\n", fec->eth->rfifo_status);
615 printf (" control 0x%08x\n", fec->eth->rfifo_cntrl);
616 printf (" lrfp 0x%08x\n", fec->eth->rfifo_lrf_ptr);
617 printf (" lwfp 0x%08x\n", fec->eth->rfifo_lwf_ptr);
618 printf (" alarm 0x%08x\n", fec->eth->rfifo_alarm);
619 printf (" readptr 0x%08x\n", fec->eth->rfifo_rdptr);
620 printf (" writptr 0x%08x\n", fec->eth->rfifo_wrptr);
625 /********************************************************************/
627 static int mpc8220_fec_send (struct eth_device *dev, volatile void *eth_data,
631 * This routine transmits one frame. This routine only accepts
632 * 6-byte Ethernet addresses.
634 mpc8220_fec_priv *fec = (mpc8220_fec_priv *) dev->priv;
638 printf ("tbd status: 0x%04x\n", fec->tbdBase[0].status);
643 * Clear Tx BD ring at first
645 mpc8220_fec_tbd_scrub (fec);
648 * Check for valid length of data.
650 if ((data_length > 1500) || (data_length <= 0)) {
655 * Check the number of vacant TxBDs.
657 if (fec->cleanTbdNum < 1) {
659 printf ("No available TxBDs ...\n");
665 * Get the first TxBD to send the mac header
667 pTbd = &fec->tbdBase[fec->tbdIndex];
668 pTbd->dataLength = data_length;
669 pTbd->dataPointer = (u32) eth_data;
670 pTbd->status |= FEC_TBD_LAST | FEC_TBD_TC | FEC_TBD_READY;
671 fec->tbdIndex = (fec->tbdIndex + 1) % FEC_TBD_NUM;
674 printf ("DMA_TASK_ENABLE, fec->tbdIndex = %d \n", fec->tbdIndex);
680 if (fec->xcv_type != SEVENWIRE) {
683 miiphy_read (0, 0x1, &phyStatus);
687 * Enable SmartDMA transmit task
694 DMA_TASK_ENABLE (FEC_XMIT_TASK_NO);
704 fec->cleanTbdNum -= 1;
707 printf ("smartDMA ethernet Tx task enabled\n");
710 * wait until frame is sent .
712 while (pTbd->status & FEC_TBD_READY) {
715 printf ("TDB status = %04x\n", pTbd->status);
723 /********************************************************************/
724 static int mpc8220_fec_recv (struct eth_device *dev)
727 * This command pulls one frame from the card
729 mpc8220_fec_priv *fec = (mpc8220_fec_priv *) dev->priv;
730 FEC_RBD *pRbd = &fec->rbdBase[fec->rbdIndex];
731 unsigned long ievent;
732 int frame_length, len = 0;
736 printf ("mpc8220_fec_recv %d Start...\n", fec->rbdIndex);
741 * Check if any critical events have happened
743 ievent = fec->eth->ievent;
744 fec->eth->ievent = ievent;
745 if (ievent & 0x20060000) {
746 /* BABT, Rx/Tx FIFO errors */
747 mpc8220_fec_halt (dev);
748 mpc8220_fec_init (dev, NULL);
751 if (ievent & 0x80000000) {
752 /* Heartbeat error */
753 fec->eth->x_cntrl |= 0x00000001;
755 if (ievent & 0x10000000) {
756 /* Graceful stop complete */
757 if (fec->eth->x_cntrl & 0x00000001) {
758 mpc8220_fec_halt (dev);
759 fec->eth->x_cntrl &= ~0x00000001;
760 mpc8220_fec_init (dev, NULL);
764 if (!(pRbd->status & FEC_RBD_EMPTY)) {
765 if ((pRbd->status & FEC_RBD_LAST)
766 && !(pRbd->status & FEC_RBD_ERR)
767 && ((pRbd->dataLength - 4) > 14)) {
770 * Get buffer address and size
772 frame = (NBUF *) pRbd->dataPointer;
773 frame_length = pRbd->dataLength - 4;
779 printf ("recv data hdr:");
780 for (i = 0; i < 14; i++)
781 printf ("%x ", *(frame->head + i));
786 * Fill the buffer and pass it to upper layers
788 /* memcpy(buff, frame->head, 14);
789 memcpy(buff + 14, frame->data, frame_length);*/
790 NetReceive ((volatile uchar *) pRbd->dataPointer,
795 * Reset buffer descriptor as empty
797 mpc8220_fec_rbd_clean (fec, pRbd);
799 DMA_CLEAR_IEVENT (FEC_RECV_TASK_NO);
804 /********************************************************************/
805 int mpc8220_fec_initialize (bd_t * bis)
807 mpc8220_fec_priv *fec;
809 #ifdef CONFIG_HAS_ETH1
810 mpc8220_fec_priv *fec2;
812 struct eth_device *dev;
814 char env_enetaddr[6];
816 #ifdef CONFIG_HAS_ETH1
817 char env_enet1addr[6];
821 fec = (mpc8220_fec_priv *) malloc (sizeof (*fec));
822 dev = (struct eth_device *) malloc (sizeof (*dev));
823 memset (dev, 0, sizeof *dev);
825 fec->eth = (ethernet_regs *) MMAP_FEC1;
826 #ifdef CONFIG_HAS_ETH1
827 fec2 = (mpc8220_fec_priv *) malloc (sizeof (*fec));
828 fec2->eth = (ethernet_regs *) MMAP_FEC2;
830 fec->tbdBase = (FEC_TBD *) FEC_BD_BASE;
832 (FEC_RBD *) (FEC_BD_BASE + FEC_TBD_NUM * sizeof (FEC_TBD));
833 fec->xcv_type = MII100;
835 dev->priv = (void *) fec;
836 dev->iobase = MMAP_FEC1;
837 dev->init = mpc8220_fec_init;
838 dev->halt = mpc8220_fec_halt;
839 dev->send = mpc8220_fec_send;
840 dev->recv = mpc8220_fec_recv;
842 sprintf (dev->name, "FEC ETHERNET");
846 * Try to set the mac address now. The fec mac address is
847 * a garbage after reset. When not using fec for booting
848 * the Linux fec driver will try to work with this garbage.
850 tmp = getenv ("ethaddr");
852 for (i = 0; i < 6; i++) {
854 tmp ? simple_strtoul (tmp, &end, 16) : 0;
856 tmp = (*end) ? end + 1 : end;
858 mpc8220_fec_set_hwaddr (fec, env_enetaddr);
860 #ifdef CONFIG_HAS_ETH1
861 tmp = getenv ("eth1addr");
863 for (i = 0; i < 6; i++) {
865 tmp ? simple_strtoul (tmp, &end, 16) : 0;
867 tmp = (*end) ? end + 1 : end;
869 mpc8220_fec_set_hwaddr (fec2, env_enet1addr);
876 /* MII-interface related functions */
877 /********************************************************************/
878 int miiphy_read (u8 phyAddr, u8 regAddr, u16 * retVal)
880 ethernet_regs *eth = (ethernet_regs *) MMAP_FEC1;
881 u32 reg; /* convenient holder for the PHY register */
882 u32 phy; /* convenient holder for the PHY */
883 int timeout = 0xffff;
886 * reading from any PHY's register is done by properly
887 * programming the FEC's MII data register.
889 reg = regAddr << FEC_MII_DATA_RA_SHIFT;
890 phy = phyAddr << FEC_MII_DATA_PA_SHIFT;
893 (FEC_MII_DATA_ST | FEC_MII_DATA_OP_RD | FEC_MII_DATA_TA | phy
897 * wait for the related interrupt
899 while ((timeout--) && (!(eth->ievent & 0x00800000)));
903 printf ("Read MDIO failed...\n");
909 * clear mii interrupt bit
911 eth->ievent = 0x00800000;
914 * it's now safe to read the PHY's register
916 *retVal = (u16) eth->mii_data;
921 /********************************************************************/
922 int miiphy_write (u8 phyAddr, u8 regAddr, u16 data)
924 ethernet_regs *eth = (ethernet_regs *) MMAP_FEC1;
925 u32 reg; /* convenient holder for the PHY register */
926 u32 phy; /* convenient holder for the PHY */
927 int timeout = 0xffff;
929 reg = regAddr << FEC_MII_DATA_RA_SHIFT;
930 phy = phyAddr << FEC_MII_DATA_PA_SHIFT;
932 eth->mii_data = (FEC_MII_DATA_ST | FEC_MII_DATA_OP_WR |
933 FEC_MII_DATA_TA | phy | reg | data);
936 * wait for the MII interrupt
938 while ((timeout--) && (!(eth->ievent & 0x00800000)));
942 printf ("Write MDIO failed...\n");
948 * clear MII interrupt bit
950 eth->ievent = 0x00800000;
956 static u32 local_crc32 (char *string, unsigned int crc_value, int len)
960 unsigned int crc, count;
966 * crc = 0xffffffff; * The initialized value should be 0xffffffff
970 for (i = len; --i >= 0;) {
972 for (count = 0; count < 8; count++) {
973 if ((c & 0x01) ^ (crc & 0x01)) {
975 crc = crc ^ 0xedb88320;
984 * In big endian system, do byte swaping for crc value
990 #endif /* CONFIG_MPC8220_FEC */