2 * (C) Copyright 2000-2011
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 * See file CREDITS for list of people who contributed to this
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
34 #include <asm/byteorder.h>
37 #if defined(CONFIG_IDE_8xx_DIRECT) || defined(CONFIG_IDE_PCMCIA)
52 #ifdef CONFIG_STATUS_LED
53 # include <status_led.h>
56 #ifdef CONFIG_IDE_8xx_DIRECT
57 DECLARE_GLOBAL_DATA_PTR;
61 # define EIEIO __asm__ volatile ("eieio")
62 # define SYNC __asm__ volatile ("sync")
64 # define EIEIO /* nothing */
65 # define SYNC /* nothing */
68 #ifdef CONFIG_IDE_8xx_DIRECT
69 /* Timings for IDE Interface
71 * SETUP / LENGTH / HOLD - cycles valid for 50 MHz clk
72 * 70 165 30 PIO-Mode 0, [ns]
74 * 50 125 20 PIO-Mode 1, [ns]
76 * 30 100 15 PIO-Mode 2, [ns]
78 * 30 80 10 PIO-Mode 3, [ns]
80 * 25 70 10 PIO-Mode 4, [ns]
84 const static pio_config_t pio_config_ns [IDE_MAX_PIO_MODE+1] =
86 /* Setup Length Hold */
87 { 70, 165, 30 }, /* PIO-Mode 0, [ns] */
88 { 50, 125, 20 }, /* PIO-Mode 1, [ns] */
89 { 30, 101, 15 }, /* PIO-Mode 2, [ns] */
90 { 30, 80, 10 }, /* PIO-Mode 3, [ns] */
91 { 25, 70, 10 }, /* PIO-Mode 4, [ns] */
94 static pio_config_t pio_config_clk [IDE_MAX_PIO_MODE+1];
96 #ifndef CONFIG_SYS_PIO_MODE
97 #define CONFIG_SYS_PIO_MODE 0 /* use a relaxed default */
99 static int pio_mode = CONFIG_SYS_PIO_MODE;
101 /* Make clock cycles and always round up */
103 #define PCMCIA_MK_CLKS( t, T ) (( (t) * (T) + 999U ) / 1000U )
105 #endif /* CONFIG_IDE_8xx_DIRECT */
107 /* ------------------------------------------------------------------------- */
109 /* Current I/O Device */
110 static int curr_device = -1;
112 /* Current offset for IDE0 / IDE1 bus access */
113 ulong ide_bus_offset[CONFIG_SYS_IDE_MAXBUS] = {
114 #if defined(CONFIG_SYS_ATA_IDE0_OFFSET)
115 CONFIG_SYS_ATA_IDE0_OFFSET,
117 #if defined(CONFIG_SYS_ATA_IDE1_OFFSET) && (CONFIG_SYS_IDE_MAXBUS > 1)
118 CONFIG_SYS_ATA_IDE1_OFFSET,
122 static int ide_bus_ok[CONFIG_SYS_IDE_MAXBUS];
124 block_dev_desc_t ide_dev_desc[CONFIG_SYS_IDE_MAXDEVICE];
125 /* ------------------------------------------------------------------------- */
127 #ifdef CONFIG_IDE_LED
128 # if !defined(CONFIG_BMS2003) && \
129 !defined(CONFIG_CPC45) && \
130 !defined(CONFIG_KUP4K) && \
131 !defined(CONFIG_KUP4X)
132 static void ide_led (uchar led, uchar status);
134 extern void ide_led (uchar led, uchar status);
137 #define ide_led(a,b) /* dummy */
140 #ifdef CONFIG_IDE_RESET
141 static void ide_reset (void);
143 #define ide_reset() /* dummy */
146 static void ide_ident (block_dev_desc_t *dev_desc);
147 static uchar ide_wait (int dev, ulong t);
149 #define IDE_TIME_OUT 2000 /* 2 sec timeout */
151 #define ATAPI_TIME_OUT 7000 /* 7 sec timeout (5 sec seems to work...) */
153 #define IDE_SPIN_UP_TIME_OUT 5000 /* 5 sec spin-up timeout */
155 static void input_data(int dev, ulong *sect_buf, int words);
156 static void output_data(int dev, const ulong *sect_buf, int words);
157 static void ident_cpy (unsigned char *dest, unsigned char *src, unsigned int len);
159 #ifndef CONFIG_SYS_ATA_PORT_ADDR
160 #define CONFIG_SYS_ATA_PORT_ADDR(port) (port)
164 static void atapi_inquiry(block_dev_desc_t *dev_desc);
165 ulong atapi_read (int device, lbaint_t blknr, ulong blkcnt, void *buffer);
169 #ifdef CONFIG_IDE_8xx_DIRECT
170 static void set_pcmcia_timing (int pmode);
173 /* ------------------------------------------------------------------------- */
175 int do_ide(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
182 return CMD_RET_USAGE;
184 if (strncmp(argv[1], "res", 3) == 0) {
186 #ifdef CONFIG_IDE_8xx_DIRECT
187 " on PCMCIA " PCMCIA_SLOT_MSG
193 } else if (strncmp(argv[1], "inf", 3) == 0) {
198 for (i = 0; i < CONFIG_SYS_IDE_MAXDEVICE; ++i) {
199 if (ide_dev_desc[i].type == DEV_TYPE_UNKNOWN)
200 continue; /* list only known devices */
201 printf("IDE device %d: ", i);
202 dev_print(&ide_dev_desc[i]);
206 } else if (strncmp(argv[1], "dev", 3) == 0) {
207 if ((curr_device < 0)
208 || (curr_device >= CONFIG_SYS_IDE_MAXDEVICE)) {
209 puts("\nno IDE devices available\n");
212 printf("\nIDE device %d: ", curr_device);
213 dev_print(&ide_dev_desc[curr_device]);
215 } else if (strncmp(argv[1], "part", 4) == 0) {
218 for (ok = 0, dev = 0;
219 dev < CONFIG_SYS_IDE_MAXDEVICE;
221 if (ide_dev_desc[dev].part_type !=
226 print_part(&ide_dev_desc[dev]);
230 puts("\nno IDE devices available\n");
235 return CMD_RET_USAGE;
237 if (strncmp(argv[1], "dev", 3) == 0) {
238 int dev = (int) simple_strtoul(argv[2], NULL, 10);
240 printf("\nIDE device %d: ", dev);
241 if (dev >= CONFIG_SYS_IDE_MAXDEVICE) {
242 puts("unknown device\n");
245 dev_print(&ide_dev_desc[dev]);
246 /*ide_print (dev); */
248 if (ide_dev_desc[dev].type == DEV_TYPE_UNKNOWN)
253 puts("... is now current device\n");
256 } else if (strncmp(argv[1], "part", 4) == 0) {
257 int dev = (int) simple_strtoul(argv[2], NULL, 10);
259 if (ide_dev_desc[dev].part_type != PART_TYPE_UNKNOWN) {
260 print_part(&ide_dev_desc[dev]);
262 printf("\nIDE device %d not available\n",
269 return CMD_RET_USAGE;
271 /* at least 4 args */
273 if (strcmp(argv[1], "read") == 0) {
274 ulong addr = simple_strtoul(argv[2], NULL, 16);
275 ulong cnt = simple_strtoul(argv[4], NULL, 16);
278 #ifdef CONFIG_SYS_64BIT_LBA
279 lbaint_t blk = simple_strtoull(argv[3], NULL, 16);
281 printf("\nIDE read: device %d block # %lld, count %ld ... ",
282 curr_device, blk, cnt);
284 lbaint_t blk = simple_strtoul(argv[3], NULL, 16);
286 printf("\nIDE read: device %d block # %ld, count %ld ... ",
287 curr_device, blk, cnt);
290 n = ide_dev_desc[curr_device].block_read(curr_device,
293 /* flush cache after read */
295 cnt * ide_dev_desc[curr_device].blksz);
297 printf("%ld blocks read: %s\n",
298 n, (n == cnt) ? "OK" : "ERROR");
303 } else if (strcmp(argv[1], "write") == 0) {
304 ulong addr = simple_strtoul(argv[2], NULL, 16);
305 ulong cnt = simple_strtoul(argv[4], NULL, 16);
308 #ifdef CONFIG_SYS_64BIT_LBA
309 lbaint_t blk = simple_strtoull(argv[3], NULL, 16);
311 printf("\nIDE write: device %d block # %lld, count %ld ... ",
312 curr_device, blk, cnt);
314 lbaint_t blk = simple_strtoul(argv[3], NULL, 16);
316 printf("\nIDE write: device %d block # %ld, count %ld ... ",
317 curr_device, blk, cnt);
319 n = ide_write(curr_device, blk, cnt, (ulong *) addr);
321 printf("%ld blocks written: %s\n",
322 n, (n == cnt) ? "OK" : "ERROR");
328 return CMD_RET_USAGE;
335 int do_diskboot(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
337 char *boot_device = NULL;
341 disk_partition_t info;
344 #if defined(CONFIG_FIT)
345 const void *fit_hdr = NULL;
348 bootstage_mark(BOOTSTAGE_ID_IDE_START);
351 addr = CONFIG_SYS_LOAD_ADDR;
352 boot_device = getenv("bootdevice");
355 addr = simple_strtoul(argv[1], NULL, 16);
356 boot_device = getenv("bootdevice");
359 addr = simple_strtoul(argv[1], NULL, 16);
360 boot_device = argv[2];
363 bootstage_error(BOOTSTAGE_ID_IDE_ADDR);
364 return CMD_RET_USAGE;
366 bootstage_mark(BOOTSTAGE_ID_IDE_ADDR);
369 puts("\n** No boot device **\n");
370 bootstage_error(BOOTSTAGE_ID_IDE_BOOT_DEVICE);
373 bootstage_mark(BOOTSTAGE_ID_IDE_BOOT_DEVICE);
375 dev = simple_strtoul(boot_device, &ep, 16);
377 if (ide_dev_desc[dev].type == DEV_TYPE_UNKNOWN) {
378 printf("\n** Device %d not available\n", dev);
379 bootstage_error(BOOTSTAGE_ID_IDE_TYPE);
382 bootstage_mark(BOOTSTAGE_ID_IDE_TYPE);
386 puts("\n** Invalid boot device, use `dev[:part]' **\n");
387 bootstage_error(BOOTSTAGE_ID_IDE_PART);
390 part = simple_strtoul(++ep, NULL, 16);
392 bootstage_mark(BOOTSTAGE_ID_IDE_PART);
394 if (get_partition_info(&ide_dev_desc[dev], part, &info)) {
395 bootstage_error(BOOTSTAGE_ID_IDE_PART_INFO);
398 bootstage_mark(BOOTSTAGE_ID_IDE_PART_INFO);
400 if ((strncmp((char *)info.type, BOOT_PART_TYPE, sizeof(info.type)) != 0)
402 (strncmp((char *)info.type, BOOT_PART_COMP, sizeof(info.type)) != 0)
404 printf("\n** Invalid partition type \"%.32s\"" " (expect \""
405 BOOT_PART_TYPE "\")\n",
407 bootstage_error(BOOTSTAGE_ID_IDE_PART_TYPE);
410 bootstage_mark(BOOTSTAGE_ID_IDE_PART_TYPE);
412 printf("\nLoading from IDE device %d, partition %d: "
413 "Name: %.32s Type: %.32s\n", dev, part, info.name, info.type);
415 debug("First Block: %ld, # of blocks: %ld, Block Size: %ld\n",
416 info.start, info.size, info.blksz);
418 if (ide_dev_desc[dev].
419 block_read(dev, info.start, 1, (ulong *) addr) != 1) {
420 printf("** Read error on %d:%d\n", dev, part);
421 bootstage_error(BOOTSTAGE_ID_IDE_PART_READ);
424 bootstage_mark(BOOTSTAGE_ID_IDE_PART_READ);
426 switch (genimg_get_format((void *) addr)) {
427 case IMAGE_FORMAT_LEGACY:
428 hdr = (image_header_t *) addr;
430 bootstage_mark(BOOTSTAGE_ID_IDE_FORMAT);
432 if (!image_check_hcrc(hdr)) {
433 puts("\n** Bad Header Checksum **\n");
434 bootstage_error(BOOTSTAGE_ID_IDE_CHECKSUM);
437 bootstage_mark(BOOTSTAGE_ID_IDE_CHECKSUM);
439 image_print_contents(hdr);
441 cnt = image_get_image_size(hdr);
443 #if defined(CONFIG_FIT)
444 case IMAGE_FORMAT_FIT:
445 fit_hdr = (const void *) addr;
446 puts("Fit image detected...\n");
448 cnt = fit_get_size(fit_hdr);
452 bootstage_error(BOOTSTAGE_ID_IDE_FORMAT);
453 puts("** Unknown image type\n");
457 cnt += info.blksz - 1;
461 if (ide_dev_desc[dev].block_read(dev, info.start + 1, cnt,
462 (ulong *)(addr + info.blksz)) != cnt) {
463 printf("** Read error on %d:%d\n", dev, part);
464 bootstage_error(BOOTSTAGE_ID_IDE_READ);
467 bootstage_mark(BOOTSTAGE_ID_IDE_READ);
469 #if defined(CONFIG_FIT)
470 /* This cannot be done earlier, we need complete FIT image in RAM first */
471 if (genimg_get_format((void *) addr) == IMAGE_FORMAT_FIT) {
472 if (!fit_check_format(fit_hdr)) {
473 bootstage_error(BOOTSTAGE_ID_IDE_FIT_READ);
474 puts("** Bad FIT image format\n");
477 bootstage_mark(BOOTSTAGE_ID_IDE_FIT_READ_OK);
478 fit_print_contents(fit_hdr);
482 /* Loading ok, update default load address */
486 return bootm_maybe_autostart(cmdtp, argv[0]);
489 /* ------------------------------------------------------------------------- */
491 inline void __ide_outb(int dev, int port, unsigned char val)
493 debug("ide_outb (dev= %d, port= 0x%x, val= 0x%02x) : @ 0x%08lx\n",
495 (ATA_CURR_BASE(dev) + CONFIG_SYS_ATA_PORT_ADDR(port)));
497 #if defined(CONFIG_IDE_AHB)
500 ide_write_register(dev, port, val);
503 outb(val, (ATA_CURR_BASE(dev)));
506 outb(val, (ATA_CURR_BASE(dev) + CONFIG_SYS_ATA_PORT_ADDR(port)));
510 void ide_outb(int dev, int port, unsigned char val)
511 __attribute__ ((weak, alias("__ide_outb")));
513 inline unsigned char __ide_inb(int dev, int port)
517 #if defined(CONFIG_IDE_AHB)
518 val = ide_read_register(dev, port);
520 val = inb((ATA_CURR_BASE(dev) + CONFIG_SYS_ATA_PORT_ADDR(port)));
523 debug("ide_inb (dev= %d, port= 0x%x) : @ 0x%08lx -> 0x%02x\n",
525 (ATA_CURR_BASE(dev) + CONFIG_SYS_ATA_PORT_ADDR(port)), val);
529 unsigned char ide_inb(int dev, int port)
530 __attribute__ ((weak, alias("__ide_inb")));
532 #ifdef CONFIG_TUNE_PIO
533 inline int __ide_set_piomode(int pio_mode)
538 inline int ide_set_piomode(int pio_mode)
539 __attribute__ ((weak, alias("__ide_set_piomode")));
545 #ifdef CONFIG_IDE_8xx_DIRECT
546 volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
547 volatile pcmconf8xx_t *pcmp = &(immr->im_pcmcia);
552 #if defined(CONFIG_SC3)
553 unsigned int ata_reset_time = ATA_RESET_TIME;
555 #ifdef CONFIG_IDE_8xx_PCCARD
556 extern int pcmcia_on(void);
557 extern int ide_devices_found; /* Initialized in check_ide_device() */
558 #endif /* CONFIG_IDE_8xx_PCCARD */
560 #ifdef CONFIG_IDE_PREINIT
561 extern int ide_preinit(void);
566 puts("ide_preinit failed\n");
569 #endif /* CONFIG_IDE_PREINIT */
571 #ifdef CONFIG_IDE_8xx_PCCARD
572 extern int pcmcia_on(void);
573 extern int ide_devices_found; /* Initialized in check_ide_device() */
577 ide_devices_found = 0;
578 /* initialize the PCMCIA IDE adapter card */
580 if (!ide_devices_found)
582 udelay(1000000); /* 1 s */
583 #endif /* CONFIG_IDE_8xx_PCCARD */
587 #ifdef CONFIG_IDE_8xx_DIRECT
588 /* Initialize PIO timing tables */
589 for (i = 0; i <= IDE_MAX_PIO_MODE; ++i) {
590 pio_config_clk[i].t_setup =
591 PCMCIA_MK_CLKS(pio_config_ns[i].t_setup, gd->bus_clk);
592 pio_config_clk[i].t_length =
593 PCMCIA_MK_CLKS(pio_config_ns[i].t_length,
595 pio_config_clk[i].t_hold =
596 PCMCIA_MK_CLKS(pio_config_ns[i].t_hold, gd->bus_clk);
597 debug("PIO Mode %d: setup=%2d ns/%d clk" " len=%3d ns/%d clk"
598 " hold=%2d ns/%d clk\n", i, pio_config_ns[i].t_setup,
599 pio_config_clk[i].t_setup, pio_config_ns[i].t_length,
600 pio_config_clk[i].t_length, pio_config_ns[i].t_hold,
601 pio_config_clk[i].t_hold);
603 #endif /* CONFIG_IDE_8xx_DIRECT */
606 * Reset the IDE just to be sure.
607 * Light LED's to show
609 ide_led((LED_IDE1 | LED_IDE2), 1); /* LED's on */
611 /* ATAPI Drives seems to need a proper IDE Reset */
614 #ifdef CONFIG_IDE_8xx_DIRECT
615 /* PCMCIA / IDE initialization for common mem space */
616 pcmp->pcmc_pgcrb = 0;
618 /* start in PIO mode 0 - most relaxed timings */
620 set_pcmcia_timing(pio_mode);
621 #endif /* CONFIG_IDE_8xx_DIRECT */
624 * Wait for IDE to get ready.
625 * According to spec, this can take up to 31 seconds!
627 for (bus = 0; bus < CONFIG_SYS_IDE_MAXBUS; ++bus) {
629 bus * (CONFIG_SYS_IDE_MAXDEVICE /
630 CONFIG_SYS_IDE_MAXBUS);
632 #ifdef CONFIG_IDE_8xx_PCCARD
633 /* Skip non-ide devices from probing */
634 if ((ide_devices_found & (1 << bus)) == 0) {
635 ide_led((LED_IDE1 | LED_IDE2), 0); /* LED's off */
639 printf("Bus %d: ", bus);
645 udelay(100000); /* 100 ms */
646 ide_outb(dev, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(dev));
647 udelay(100000); /* 100 ms */
650 udelay(10000); /* 10 ms */
652 c = ide_inb(dev, ATA_STATUS);
654 #if defined(CONFIG_SC3)
655 if (i > (ata_reset_time * 100)) {
657 if (i > (ATA_RESET_TIME * 100)) {
659 puts("** Timeout **\n");
661 ide_led((LED_IDE1 | LED_IDE2), 0);
664 if ((i >= 100) && ((i % 100) == 0))
667 } while (c & ATA_STAT_BUSY);
669 if (c & (ATA_STAT_BUSY | ATA_STAT_FAULT)) {
670 puts("not available ");
671 debug("Status = 0x%02X ", c);
672 #ifndef CONFIG_ATAPI /* ATAPI Devices do not set DRDY */
673 } else if ((c & ATA_STAT_READY) == 0) {
674 puts("not available ");
675 debug("Status = 0x%02X ", c);
686 ide_led((LED_IDE1 | LED_IDE2), 0); /* LED's off */
689 for (i = 0; i < CONFIG_SYS_IDE_MAXDEVICE; ++i) {
690 #ifdef CONFIG_IDE_LED
691 int led = (IDE_BUS(i) == 0) ? LED_IDE1 : LED_IDE2;
693 ide_dev_desc[i].type = DEV_TYPE_UNKNOWN;
694 ide_dev_desc[i].if_type = IF_TYPE_IDE;
695 ide_dev_desc[i].dev = i;
696 ide_dev_desc[i].part_type = PART_TYPE_UNKNOWN;
697 ide_dev_desc[i].blksz = 0;
698 ide_dev_desc[i].lba = 0;
699 ide_dev_desc[i].block_read = ide_read;
700 ide_dev_desc[i].block_write = ide_write;
701 if (!ide_bus_ok[IDE_BUS(i)])
703 ide_led(led, 1); /* LED on */
704 ide_ident(&ide_dev_desc[i]);
705 ide_led(led, 0); /* LED off */
706 dev_print(&ide_dev_desc[i]);
708 if ((ide_dev_desc[i].lba > 0) && (ide_dev_desc[i].blksz > 0)) {
709 /* initialize partition type */
710 init_part(&ide_dev_desc[i]);
718 /* ------------------------------------------------------------------------- */
720 #ifdef CONFIG_PARTITIONS
721 block_dev_desc_t *ide_get_dev(int dev)
723 return (dev < CONFIG_SYS_IDE_MAXDEVICE) ? &ide_dev_desc[dev] : NULL;
728 #ifdef CONFIG_IDE_8xx_DIRECT
730 static void set_pcmcia_timing(int pmode)
732 volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
733 volatile pcmconf8xx_t *pcmp = &(immr->im_pcmcia);
736 debug("Set timing for PIO Mode %d\n", pmode);
738 timings = PCMCIA_SHT(pio_config_clk[pmode].t_hold)
739 | PCMCIA_SST(pio_config_clk[pmode].t_setup)
740 | PCMCIA_SL(pio_config_clk[pmode].t_length);
745 pcmp->pcmc_pbr0 = CONFIG_SYS_PCMCIA_PBR0;
746 pcmp->pcmc_por0 = CONFIG_SYS_PCMCIA_POR0
747 #if (CONFIG_SYS_PCMCIA_POR0 != 0)
751 debug("PBR0: %08x POR0: %08x\n", pcmp->pcmc_pbr0, pcmp->pcmc_por0);
753 pcmp->pcmc_pbr1 = CONFIG_SYS_PCMCIA_PBR1;
754 pcmp->pcmc_por1 = CONFIG_SYS_PCMCIA_POR1
755 #if (CONFIG_SYS_PCMCIA_POR1 != 0)
759 debug("PBR1: %08x POR1: %08x\n", pcmp->pcmc_pbr1, pcmp->pcmc_por1);
761 pcmp->pcmc_pbr2 = CONFIG_SYS_PCMCIA_PBR2;
762 pcmp->pcmc_por2 = CONFIG_SYS_PCMCIA_POR2
763 #if (CONFIG_SYS_PCMCIA_POR2 != 0)
767 debug("PBR2: %08x POR2: %08x\n", pcmp->pcmc_pbr2, pcmp->pcmc_por2);
769 pcmp->pcmc_pbr3 = CONFIG_SYS_PCMCIA_PBR3;
770 pcmp->pcmc_por3 = CONFIG_SYS_PCMCIA_POR3
771 #if (CONFIG_SYS_PCMCIA_POR3 != 0)
775 debug("PBR3: %08x POR3: %08x\n", pcmp->pcmc_pbr3, pcmp->pcmc_por3);
780 pcmp->pcmc_pbr4 = CONFIG_SYS_PCMCIA_PBR4;
781 pcmp->pcmc_por4 = CONFIG_SYS_PCMCIA_POR4
782 #if (CONFIG_SYS_PCMCIA_POR4 != 0)
786 debug("PBR4: %08x POR4: %08x\n", pcmp->pcmc_pbr4, pcmp->pcmc_por4);
788 pcmp->pcmc_pbr5 = CONFIG_SYS_PCMCIA_PBR5;
789 pcmp->pcmc_por5 = CONFIG_SYS_PCMCIA_POR5
790 #if (CONFIG_SYS_PCMCIA_POR5 != 0)
794 debug("PBR5: %08x POR5: %08x\n", pcmp->pcmc_pbr5, pcmp->pcmc_por5);
796 pcmp->pcmc_pbr6 = CONFIG_SYS_PCMCIA_PBR6;
797 pcmp->pcmc_por6 = CONFIG_SYS_PCMCIA_POR6
798 #if (CONFIG_SYS_PCMCIA_POR6 != 0)
802 debug("PBR6: %08x POR6: %08x\n", pcmp->pcmc_pbr6, pcmp->pcmc_por6);
804 pcmp->pcmc_pbr7 = CONFIG_SYS_PCMCIA_PBR7;
805 pcmp->pcmc_por7 = CONFIG_SYS_PCMCIA_POR7
806 #if (CONFIG_SYS_PCMCIA_POR7 != 0)
810 debug("PBR7: %08x POR7: %08x\n", pcmp->pcmc_pbr7, pcmp->pcmc_por7);
814 #endif /* CONFIG_IDE_8xx_DIRECT */
816 /* ------------------------------------------------------------------------- */
818 /* We only need to swap data if we are running on a big endian cpu. */
819 /* But Au1x00 cpu:s already swaps data in big endian mode! */
820 #if defined(__LITTLE_ENDIAN) || \
821 (defined(CONFIG_SOC_AU1X00) && !defined(CONFIG_GTH2))
822 #define input_swap_data(x,y,z) input_data(x,y,z)
824 static void input_swap_data(int dev, ulong *sect_buf, int words)
826 #if defined(CONFIG_CPC45)
828 volatile uchar *pbuf_even =
829 (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_EVEN);
830 volatile uchar *pbuf_odd =
831 (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_ODD);
832 ushort *dbuf = (ushort *) sect_buf;
835 for (i = 0; i < 2; i++) {
836 *(((uchar *) (dbuf)) + 1) = *pbuf_even;
837 *(uchar *) dbuf = *pbuf_odd;
842 volatile ushort *pbuf =
843 (ushort *) (ATA_CURR_BASE(dev) + ATA_DATA_REG);
844 ushort *dbuf = (ushort *) sect_buf;
846 debug("in input swap data base for read is %lx\n",
847 (unsigned long) pbuf);
851 *dbuf++ = swab16p((u16 *) pbuf);
852 *dbuf++ = swab16p((u16 *) pbuf);
853 #elif defined(CONFIG_PCS440EP)
857 *dbuf++ = ld_le16(pbuf);
858 *dbuf++ = ld_le16(pbuf);
863 #endif /* __LITTLE_ENDIAN || CONFIG_AU1X00 */
866 #if defined(CONFIG_IDE_SWAP_IO)
867 static void output_data(int dev, const ulong *sect_buf, int words)
869 #if defined(CONFIG_CPC45)
871 volatile uchar *pbuf_even;
872 volatile uchar *pbuf_odd;
874 pbuf_even = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_EVEN);
875 pbuf_odd = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_ODD);
876 dbuf = (uchar *) sect_buf;
879 *pbuf_even = *dbuf++;
883 *pbuf_even = *dbuf++;
889 volatile ushort *pbuf;
891 pbuf = (ushort *) (ATA_CURR_BASE(dev) + ATA_DATA_REG);
892 dbuf = (ushort *) sect_buf;
894 #if defined(CONFIG_PCS440EP)
895 /* not tested, because CF was write protected */
897 *pbuf = ld_le16(dbuf++);
899 *pbuf = ld_le16(dbuf++);
909 #else /* ! CONFIG_IDE_SWAP_IO */
910 static void output_data(int dev, const ulong *sect_buf, int words)
912 #if defined(CONFIG_IDE_AHB)
913 ide_write_data(dev, sect_buf, words);
915 outsw(ATA_CURR_BASE(dev) + ATA_DATA_REG, sect_buf, words << 1);
918 #endif /* CONFIG_IDE_SWAP_IO */
920 #if defined(CONFIG_IDE_SWAP_IO)
921 static void input_data(int dev, ulong *sect_buf, int words)
923 #if defined(CONFIG_CPC45)
925 volatile uchar *pbuf_even;
926 volatile uchar *pbuf_odd;
928 pbuf_even = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_EVEN);
929 pbuf_odd = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_ODD);
930 dbuf = (uchar *) sect_buf;
932 *dbuf++ = *pbuf_even;
938 *dbuf++ = *pbuf_even;
947 volatile ushort *pbuf;
949 pbuf = (ushort *) (ATA_CURR_BASE(dev) + ATA_DATA_REG);
950 dbuf = (ushort *) sect_buf;
952 debug("in input data base for read is %lx\n", (unsigned long) pbuf);
955 #if defined(CONFIG_PCS440EP)
957 *dbuf++ = ld_le16(pbuf);
959 *dbuf++ = ld_le16(pbuf);
969 #else /* ! CONFIG_IDE_SWAP_IO */
970 static void input_data(int dev, ulong *sect_buf, int words)
972 #if defined(CONFIG_IDE_AHB)
973 ide_read_data(dev, sect_buf, words);
975 insw(ATA_CURR_BASE(dev) + ATA_DATA_REG, sect_buf, words << 1);
979 #endif /* CONFIG_IDE_SWAP_IO */
981 /* -------------------------------------------------------------------------
983 static void ide_ident(block_dev_desc_t *dev_desc)
992 #ifdef CONFIG_TUNE_PIO
997 int mode, cycle_time;
1001 device = dev_desc->dev;
1002 printf(" Device %d: ", device);
1004 ide_led(DEVICE_LED(device), 1); /* LED on */
1007 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1008 dev_desc->if_type = IF_TYPE_IDE;
1013 /* Warning: This will be tricky to read */
1014 while (retries <= 1) {
1015 /* check signature */
1016 if ((ide_inb(device, ATA_SECT_CNT) == 0x01) &&
1017 (ide_inb(device, ATA_SECT_NUM) == 0x01) &&
1018 (ide_inb(device, ATA_CYL_LOW) == 0x14) &&
1019 (ide_inb(device, ATA_CYL_HIGH) == 0xEB)) {
1020 /* ATAPI Signature found */
1021 dev_desc->if_type = IF_TYPE_ATAPI;
1023 * Start Ident Command
1025 ide_outb(device, ATA_COMMAND, ATAPI_CMD_IDENT);
1027 * Wait for completion - ATAPI devices need more time
1030 c = ide_wait(device, ATAPI_TIME_OUT);
1035 * Start Ident Command
1037 ide_outb(device, ATA_COMMAND, ATA_CMD_IDENT);
1040 * Wait for completion
1042 c = ide_wait(device, IDE_TIME_OUT);
1044 ide_led(DEVICE_LED(device), 0); /* LED off */
1046 if (((c & ATA_STAT_DRQ) == 0) ||
1047 ((c & (ATA_STAT_FAULT | ATA_STAT_ERR)) != 0)) {
1051 * Need to soft reset the device
1052 * in case it's an ATAPI...
1054 debug("Retrying...\n");
1055 ide_outb(device, ATA_DEV_HD,
1056 ATA_LBA | ATA_DEVICE(device));
1058 ide_outb(device, ATA_COMMAND, 0x08);
1059 udelay(500000); /* 500 ms */
1064 ide_outb(device, ATA_DEV_HD,
1065 ATA_LBA | ATA_DEVICE(device));
1074 } /* see above - ugly to read */
1076 if (retries == 2) /* Not found */
1080 input_swap_data(device, (ulong *)&iop, ATA_SECTORWORDS);
1082 ident_cpy((unsigned char *) dev_desc->revision, iop.fw_rev,
1083 sizeof(dev_desc->revision));
1084 ident_cpy((unsigned char *) dev_desc->vendor, iop.model,
1085 sizeof(dev_desc->vendor));
1086 ident_cpy((unsigned char *) dev_desc->product, iop.serial_no,
1087 sizeof(dev_desc->product));
1088 #ifdef __LITTLE_ENDIAN
1090 * firmware revision, model, and serial number have Big Endian Byte
1091 * order in Word. Convert all three to little endian.
1093 * See CF+ and CompactFlash Specification Revision 2.0:
1094 * 6.2.1.6: Identify Drive, Table 39 for more details
1097 strswab(dev_desc->revision);
1098 strswab(dev_desc->vendor);
1099 strswab(dev_desc->product);
1100 #endif /* __LITTLE_ENDIAN */
1102 if ((iop.config & 0x0080) == 0x0080)
1103 dev_desc->removable = 1;
1105 dev_desc->removable = 0;
1107 #ifdef CONFIG_TUNE_PIO
1108 /* Mode 0 - 2 only, are directly determined by word 51. */
1109 pio_mode = iop.tPIO;
1111 printf("WARNING: Invalid PIO (word 51 = %d).\n", pio_mode);
1112 /* Force it to dead slow, and hope for the best... */
1116 /* Any CompactFlash Storage Card that supports PIO mode 3 or above
1117 * shall set bit 1 of word 53 to one and support the fields contained
1118 * in words 64 through 70.
1120 if (iop.field_valid & 0x02) {
1122 * Mode 3 and above are possible. Check in order from slow
1123 * to fast, so we wind up with the highest mode allowed.
1125 if (iop.eide_pio_modes & 0x01)
1127 if (iop.eide_pio_modes & 0x02)
1129 if (ata_id_is_cfa((u16 *)&iop)) {
1130 if ((iop.cf_advanced_caps & 0x07) == 0x01)
1132 if ((iop.cf_advanced_caps & 0x07) == 0x02)
1137 /* System-specific, depends on bus speeds, etc. */
1138 ide_set_piomode(pio_mode);
1139 #endif /* CONFIG_TUNE_PIO */
1143 * Drive PIO mode autoselection
1147 printf("tPIO = 0x%02x = %d\n", mode, mode);
1148 if (mode > 2) { /* 2 is maximum allowed tPIO value */
1150 debug("Override tPIO -> 2\n");
1152 if (iop.field_valid & 2) { /* drive implements ATA2? */
1153 debug("Drive implements ATA2\n");
1154 if (iop.capability & 8) { /* drive supports use_iordy? */
1155 cycle_time = iop.eide_pio_iordy;
1157 cycle_time = iop.eide_pio;
1159 debug("cycle time = %d\n", cycle_time);
1161 if (cycle_time > 120)
1162 mode = 3; /* 120 ns for PIO mode 4 */
1163 if (cycle_time > 180)
1164 mode = 2; /* 180 ns for PIO mode 3 */
1165 if (cycle_time > 240)
1166 mode = 1; /* 240 ns for PIO mode 4 */
1167 if (cycle_time > 383)
1168 mode = 0; /* 383 ns for PIO mode 4 */
1170 printf("PIO mode to use: PIO %d\n", mode);
1174 if (dev_desc->if_type == IF_TYPE_ATAPI) {
1175 atapi_inquiry(dev_desc);
1178 #endif /* CONFIG_ATAPI */
1182 dev_desc->lba = (iop.lba_capacity << 16) | (iop.lba_capacity >> 16);
1183 #else /* ! __BIG_ENDIAN */
1185 * do not swap shorts on little endian
1187 * See CF+ and CompactFlash Specification Revision 2.0:
1188 * 6.2.1.6: Identfy Drive, Table 39, Word Address 57-58 for details.
1190 dev_desc->lba = iop.lba_capacity;
1191 #endif /* __BIG_ENDIAN */
1194 if (iop.command_set_2 & 0x0400) { /* LBA 48 support */
1195 dev_desc->lba48 = 1;
1196 dev_desc->lba = (unsigned long long) iop.lba48_capacity[0] |
1197 ((unsigned long long) iop.lba48_capacity[1] << 16) |
1198 ((unsigned long long) iop.lba48_capacity[2] << 32) |
1199 ((unsigned long long) iop.lba48_capacity[3] << 48);
1201 dev_desc->lba48 = 0;
1203 #endif /* CONFIG_LBA48 */
1205 dev_desc->type = DEV_TYPE_HARDDISK;
1206 dev_desc->blksz = ATA_BLOCKSIZE;
1207 dev_desc->lun = 0; /* just to fill something in... */
1209 #if 0 /* only used to test the powersaving mode,
1210 * if enabled, the drive goes after 5 sec
1211 * in standby mode */
1212 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1213 c = ide_wait(device, IDE_TIME_OUT);
1214 ide_outb(device, ATA_SECT_CNT, 1);
1215 ide_outb(device, ATA_LBA_LOW, 0);
1216 ide_outb(device, ATA_LBA_MID, 0);
1217 ide_outb(device, ATA_LBA_HIGH, 0);
1218 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1219 ide_outb(device, ATA_COMMAND, 0xe3);
1221 c = ide_wait(device, IDE_TIME_OUT); /* can't take over 500 ms */
1226 /* ------------------------------------------------------------------------- */
1228 ulong ide_read(int device, lbaint_t blknr, ulong blkcnt, void *buffer)
1232 unsigned char pwrsave = 0; /* power save */
1235 unsigned char lba48 = 0;
1237 if (blknr & 0x0000fffff0000000ULL) {
1238 /* more than 28 bits used, use 48bit mode */
1242 debug("ide_read dev %d start %lX, blocks %lX buffer at %lX\n",
1243 device, blknr, blkcnt, (ulong) buffer);
1245 ide_led(DEVICE_LED(device), 1); /* LED on */
1249 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1250 c = ide_wait(device, IDE_TIME_OUT);
1252 if (c & ATA_STAT_BUSY) {
1253 printf("IDE read: device %d not ready\n", device);
1257 /* first check if the drive is in Powersaving mode, if yes,
1258 * increase the timeout value */
1259 ide_outb(device, ATA_COMMAND, ATA_CMD_CHK_PWR);
1262 c = ide_wait(device, IDE_TIME_OUT); /* can't take over 500 ms */
1264 if (c & ATA_STAT_BUSY) {
1265 printf("IDE read: device %d not ready\n", device);
1268 if ((c & ATA_STAT_ERR) == ATA_STAT_ERR) {
1269 printf("No Powersaving mode %X\n", c);
1271 c = ide_inb(device, ATA_SECT_CNT);
1272 debug("Powersaving %02X\n", c);
1278 while (blkcnt-- > 0) {
1280 c = ide_wait(device, IDE_TIME_OUT);
1282 if (c & ATA_STAT_BUSY) {
1283 printf("IDE read: device %d not ready\n", device);
1288 /* write high bits */
1289 ide_outb(device, ATA_SECT_CNT, 0);
1290 ide_outb(device, ATA_LBA_LOW, (blknr >> 24) & 0xFF);
1291 #ifdef CONFIG_SYS_64BIT_LBA
1292 ide_outb(device, ATA_LBA_MID, (blknr >> 32) & 0xFF);
1293 ide_outb(device, ATA_LBA_HIGH, (blknr >> 40) & 0xFF);
1295 ide_outb(device, ATA_LBA_MID, 0);
1296 ide_outb(device, ATA_LBA_HIGH, 0);
1300 ide_outb(device, ATA_SECT_CNT, 1);
1301 ide_outb(device, ATA_LBA_LOW, (blknr >> 0) & 0xFF);
1302 ide_outb(device, ATA_LBA_MID, (blknr >> 8) & 0xFF);
1303 ide_outb(device, ATA_LBA_HIGH, (blknr >> 16) & 0xFF);
1307 ide_outb(device, ATA_DEV_HD,
1308 ATA_LBA | ATA_DEVICE(device));
1309 ide_outb(device, ATA_COMMAND, ATA_CMD_READ_EXT);
1314 ide_outb(device, ATA_DEV_HD, ATA_LBA |
1315 ATA_DEVICE(device) | ((blknr >> 24) & 0xF));
1316 ide_outb(device, ATA_COMMAND, ATA_CMD_READ);
1322 /* may take up to 4 sec */
1323 c = ide_wait(device, IDE_SPIN_UP_TIME_OUT);
1326 /* can't take over 500 ms */
1327 c = ide_wait(device, IDE_TIME_OUT);
1330 if ((c & (ATA_STAT_DRQ | ATA_STAT_BUSY | ATA_STAT_ERR)) !=
1332 #if defined(CONFIG_SYS_64BIT_LBA)
1333 printf("Error (no IRQ) dev %d blk %lld: status 0x%02x\n",
1336 printf("Error (no IRQ) dev %d blk %ld: status 0x%02x\n",
1337 device, (ulong) blknr, c);
1342 input_data(device, buffer, ATA_SECTORWORDS);
1343 (void) ide_inb(device, ATA_STATUS); /* clear IRQ */
1347 buffer += ATA_BLOCKSIZE;
1350 ide_led(DEVICE_LED(device), 0); /* LED off */
1354 /* ------------------------------------------------------------------------- */
1357 ulong ide_write(int device, lbaint_t blknr, ulong blkcnt, const void *buffer)
1363 unsigned char lba48 = 0;
1365 if (blknr & 0x0000fffff0000000ULL) {
1366 /* more than 28 bits used, use 48bit mode */
1371 ide_led(DEVICE_LED(device), 1); /* LED on */
1375 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1377 while (blkcnt-- > 0) {
1379 c = ide_wait(device, IDE_TIME_OUT);
1381 if (c & ATA_STAT_BUSY) {
1382 printf("IDE read: device %d not ready\n", device);
1387 /* write high bits */
1388 ide_outb(device, ATA_SECT_CNT, 0);
1389 ide_outb(device, ATA_LBA_LOW, (blknr >> 24) & 0xFF);
1390 #ifdef CONFIG_SYS_64BIT_LBA
1391 ide_outb(device, ATA_LBA_MID, (blknr >> 32) & 0xFF);
1392 ide_outb(device, ATA_LBA_HIGH, (blknr >> 40) & 0xFF);
1394 ide_outb(device, ATA_LBA_MID, 0);
1395 ide_outb(device, ATA_LBA_HIGH, 0);
1399 ide_outb(device, ATA_SECT_CNT, 1);
1400 ide_outb(device, ATA_LBA_LOW, (blknr >> 0) & 0xFF);
1401 ide_outb(device, ATA_LBA_MID, (blknr >> 8) & 0xFF);
1402 ide_outb(device, ATA_LBA_HIGH, (blknr >> 16) & 0xFF);
1406 ide_outb(device, ATA_DEV_HD,
1407 ATA_LBA | ATA_DEVICE(device));
1408 ide_outb(device, ATA_COMMAND, ATA_CMD_WRITE_EXT);
1413 ide_outb(device, ATA_DEV_HD, ATA_LBA |
1414 ATA_DEVICE(device) | ((blknr >> 24) & 0xF));
1415 ide_outb(device, ATA_COMMAND, ATA_CMD_WRITE);
1420 /* can't take over 500 ms */
1421 c = ide_wait(device, IDE_TIME_OUT);
1423 if ((c & (ATA_STAT_DRQ | ATA_STAT_BUSY | ATA_STAT_ERR)) !=
1425 #if defined(CONFIG_SYS_64BIT_LBA)
1426 printf("Error (no IRQ) dev %d blk %lld: status 0x%02x\n",
1429 printf("Error (no IRQ) dev %d blk %ld: status 0x%02x\n",
1430 device, (ulong) blknr, c);
1435 output_data(device, buffer, ATA_SECTORWORDS);
1436 c = ide_inb(device, ATA_STATUS); /* clear IRQ */
1439 buffer += ATA_BLOCKSIZE;
1442 ide_led(DEVICE_LED(device), 0); /* LED off */
1446 /* ------------------------------------------------------------------------- */
1449 * copy src to dest, skipping leading and trailing blanks and null
1450 * terminate the string
1451 * "len" is the size of available memory including the terminating '\0'
1453 static void ident_cpy(unsigned char *dst, unsigned char *src,
1456 unsigned char *end, *last;
1459 end = src + len - 1;
1461 /* reserve space for '\0' */
1465 /* skip leading white space */
1466 while ((*src) && (src < end) && (*src == ' '))
1469 /* copy string, omitting trailing white space */
1470 while ((*src) && (src < end)) {
1479 /* ------------------------------------------------------------------------- */
1482 * Wait until Busy bit is off, or timeout (in ms)
1483 * Return last status
1485 static uchar ide_wait(int dev, ulong t)
1487 ulong delay = 10 * t; /* poll every 100 us */
1490 while ((c = ide_inb(dev, ATA_STATUS)) & ATA_STAT_BUSY) {
1498 /* ------------------------------------------------------------------------- */
1500 #ifdef CONFIG_IDE_RESET
1501 extern void ide_set_reset(int idereset);
1503 static void ide_reset(void)
1505 #if defined(CONFIG_SYS_PB_12V_ENABLE) || defined(CONFIG_SYS_PB_IDE_MOTOR)
1506 volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
1511 for (i = 0; i < CONFIG_SYS_IDE_MAXBUS; ++i)
1513 for (i = 0; i < CONFIG_SYS_IDE_MAXDEVICE; ++i)
1514 ide_dev_desc[i].type = DEV_TYPE_UNKNOWN;
1516 ide_set_reset(1); /* assert reset */
1518 /* the reset signal shall be asserted for et least 25 us */
1523 #ifdef CONFIG_SYS_PB_12V_ENABLE
1524 /* 12V Enable output OFF */
1525 immr->im_cpm.cp_pbdat &= ~(CONFIG_SYS_PB_12V_ENABLE);
1527 immr->im_cpm.cp_pbpar &= ~(CONFIG_SYS_PB_12V_ENABLE);
1528 immr->im_cpm.cp_pbodr &= ~(CONFIG_SYS_PB_12V_ENABLE);
1529 immr->im_cpm.cp_pbdir |= CONFIG_SYS_PB_12V_ENABLE;
1531 /* wait 500 ms for the voltage to stabilize */
1532 for (i = 0; i < 500; ++i)
1535 /* 12V Enable output ON */
1536 immr->im_cpm.cp_pbdat |= CONFIG_SYS_PB_12V_ENABLE;
1537 #endif /* CONFIG_SYS_PB_12V_ENABLE */
1539 #ifdef CONFIG_SYS_PB_IDE_MOTOR
1540 /* configure IDE Motor voltage monitor pin as input */
1541 immr->im_cpm.cp_pbpar &= ~(CONFIG_SYS_PB_IDE_MOTOR);
1542 immr->im_cpm.cp_pbodr &= ~(CONFIG_SYS_PB_IDE_MOTOR);
1543 immr->im_cpm.cp_pbdir &= ~(CONFIG_SYS_PB_IDE_MOTOR);
1545 /* wait up to 1 s for the motor voltage to stabilize */
1546 for (i = 0; i < 1000; ++i) {
1547 if ((immr->im_cpm.cp_pbdat & CONFIG_SYS_PB_IDE_MOTOR) != 0) {
1553 if (i == 1000) { /* Timeout */
1554 printf("\nWarning: 5V for IDE Motor missing\n");
1555 #ifdef CONFIG_STATUS_LED
1556 #ifdef STATUS_LED_YELLOW
1557 status_led_set(STATUS_LED_YELLOW, STATUS_LED_ON);
1559 #ifdef STATUS_LED_GREEN
1560 status_led_set(STATUS_LED_GREEN, STATUS_LED_OFF);
1562 #endif /* CONFIG_STATUS_LED */
1564 #endif /* CONFIG_SYS_PB_IDE_MOTOR */
1568 /* de-assert RESET signal */
1572 for (i = 0; i < 250; ++i)
1576 #endif /* CONFIG_IDE_RESET */
1578 /* ------------------------------------------------------------------------- */
1580 #if defined(CONFIG_IDE_LED) && \
1581 !defined(CONFIG_CPC45) && \
1582 !defined(CONFIG_KUP4K) && \
1583 !defined(CONFIG_KUP4X)
1585 static uchar led_buffer; /* Buffer for current LED status */
1587 static void ide_led(uchar led, uchar status)
1589 uchar *led_port = LED_PORT;
1591 if (status) /* switch LED on */
1593 else /* switch LED off */
1596 *led_port = led_buffer;
1599 #endif /* CONFIG_IDE_LED */
1601 #if defined(CONFIG_OF_IDE_FIXUP)
1602 int ide_device_present(int dev)
1604 if (dev >= CONFIG_SYS_IDE_MAXBUS)
1606 return (ide_dev_desc[dev].type == DEV_TYPE_UNKNOWN ? 0 : 1);
1609 /* ------------------------------------------------------------------------- */
1612 /****************************************************************************
1616 #if defined(CONFIG_IDE_SWAP_IO)
1617 /* since ATAPI may use commands with not 4 bytes alligned length
1618 * we have our own transfer functions, 2 bytes alligned */
1619 static void output_data_shorts(int dev, ushort *sect_buf, int shorts)
1621 #if defined(CONFIG_CPC45)
1623 volatile uchar *pbuf_even;
1624 volatile uchar *pbuf_odd;
1626 pbuf_even = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_EVEN);
1627 pbuf_odd = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_ODD);
1630 *pbuf_even = *dbuf++;
1632 *pbuf_odd = *dbuf++;
1636 volatile ushort *pbuf;
1638 pbuf = (ushort *) (ATA_CURR_BASE(dev) + ATA_DATA_REG);
1639 dbuf = (ushort *) sect_buf;
1641 debug("in output data shorts base for read is %lx\n",
1642 (unsigned long) pbuf);
1651 static void input_data_shorts(int dev, ushort *sect_buf, int shorts)
1653 #if defined(CONFIG_CPC45)
1655 volatile uchar *pbuf_even;
1656 volatile uchar *pbuf_odd;
1658 pbuf_even = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_EVEN);
1659 pbuf_odd = (uchar *) (ATA_CURR_BASE(dev) + ATA_DATA_ODD);
1662 *dbuf++ = *pbuf_even;
1664 *dbuf++ = *pbuf_odd;
1668 volatile ushort *pbuf;
1670 pbuf = (ushort *) (ATA_CURR_BASE(dev) + ATA_DATA_REG);
1671 dbuf = (ushort *) sect_buf;
1673 debug("in input data shorts base for read is %lx\n",
1674 (unsigned long) pbuf);
1683 #else /* ! CONFIG_IDE_SWAP_IO */
1684 static void output_data_shorts(int dev, ushort *sect_buf, int shorts)
1686 outsw(ATA_CURR_BASE(dev) + ATA_DATA_REG, sect_buf, shorts);
1689 static void input_data_shorts(int dev, ushort *sect_buf, int shorts)
1691 insw(ATA_CURR_BASE(dev) + ATA_DATA_REG, sect_buf, shorts);
1694 #endif /* CONFIG_IDE_SWAP_IO */
1697 * Wait until (Status & mask) == res, or timeout (in ms)
1698 * Return last status
1699 * This is used since some ATAPI CD ROMs clears their Busy Bit first
1700 * and then they set their DRQ Bit
1702 static uchar atapi_wait_mask(int dev, ulong t, uchar mask, uchar res)
1704 ulong delay = 10 * t; /* poll every 100 us */
1707 /* prevents to read the status before valid */
1708 c = ide_inb(dev, ATA_DEV_CTL);
1710 while (((c = ide_inb(dev, ATA_STATUS)) & mask) != res) {
1711 /* break if error occurs (doesn't make sense to wait more) */
1712 if ((c & ATA_STAT_ERR) == ATA_STAT_ERR)
1722 * issue an atapi command
1724 unsigned char atapi_issue(int device, unsigned char *ccb, int ccblen,
1725 unsigned char *buffer, int buflen)
1727 unsigned char c, err, mask, res;
1730 ide_led(DEVICE_LED(device), 1); /* LED on */
1734 mask = ATA_STAT_BUSY | ATA_STAT_DRQ;
1736 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1737 c = atapi_wait_mask(device, ATAPI_TIME_OUT, mask, res);
1738 if ((c & mask) != res) {
1739 printf("ATAPI_ISSUE: device %d not ready status %X\n", device,
1744 /* write taskfile */
1745 ide_outb(device, ATA_ERROR_REG, 0); /* no DMA, no overlaped */
1746 ide_outb(device, ATA_SECT_CNT, 0);
1747 ide_outb(device, ATA_SECT_NUM, 0);
1748 ide_outb(device, ATA_CYL_LOW, (unsigned char) (buflen & 0xFF));
1749 ide_outb(device, ATA_CYL_HIGH,
1750 (unsigned char) ((buflen >> 8) & 0xFF));
1751 ide_outb(device, ATA_DEV_HD, ATA_LBA | ATA_DEVICE(device));
1753 ide_outb(device, ATA_COMMAND, ATAPI_CMD_PACKET);
1756 mask = ATA_STAT_DRQ | ATA_STAT_BUSY | ATA_STAT_ERR;
1758 c = atapi_wait_mask(device, ATAPI_TIME_OUT, mask, res);
1760 if ((c & mask) != res) { /* DRQ must be 1, BSY 0 */
1761 printf("ATAPI_ISSUE: Error (no IRQ) before sending ccb dev %d status 0x%02x\n",
1767 /* write command block */
1768 output_data_shorts(device, (unsigned short *) ccb, ccblen / 2);
1770 /* ATAPI Command written wait for completition */
1771 udelay(5000); /* device must set bsy */
1773 mask = ATA_STAT_DRQ | ATA_STAT_BUSY | ATA_STAT_ERR;
1775 * if no data wait for DRQ = 0 BSY = 0
1776 * if data wait for DRQ = 1 BSY = 0
1781 c = atapi_wait_mask(device, ATAPI_TIME_OUT, mask, res);
1782 if ((c & mask) != res) {
1783 if (c & ATA_STAT_ERR) {
1784 err = (ide_inb(device, ATA_ERROR_REG)) >> 4;
1785 debug("atapi_issue 1 returned sense key %X status %02X\n",
1788 printf("ATAPI_ISSUE: (no DRQ) after sending ccb (%x) status 0x%02x\n",
1794 n = ide_inb(device, ATA_CYL_HIGH);
1796 n += ide_inb(device, ATA_CYL_LOW);
1798 printf("ERROR, transfer bytes %d requested only %d\n", n,
1803 if ((n == 0) && (buflen < 0)) {
1804 printf("ERROR, transfer bytes %d requested %d\n", n, buflen);
1809 debug("WARNING, transfer bytes %d not equal with requested %d\n",
1812 if (n != 0) { /* data transfer */
1813 debug("ATAPI_ISSUE: %d Bytes to transfer\n", n);
1814 /* we transfer shorts */
1816 /* ok now decide if it is an in or output */
1817 if ((ide_inb(device, ATA_SECT_CNT) & 0x02) == 0) {
1818 debug("Write to device\n");
1819 output_data_shorts(device, (unsigned short *) buffer,
1822 debug("Read from device @ %p shorts %d\n", buffer, n);
1823 input_data_shorts(device, (unsigned short *) buffer,
1827 udelay(5000); /* seems that some CD ROMs need this... */
1828 mask = ATA_STAT_BUSY | ATA_STAT_ERR;
1830 c = atapi_wait_mask(device, ATAPI_TIME_OUT, mask, res);
1831 if ((c & ATA_STAT_ERR) == ATA_STAT_ERR) {
1832 err = (ide_inb(device, ATA_ERROR_REG) >> 4);
1833 debug("atapi_issue 2 returned sense key %X status %X\n", err,
1839 ide_led(DEVICE_LED(device), 0); /* LED off */
1844 * sending the command to atapi_issue. If an status other than good
1845 * returns, an request_sense will be issued
1848 #define ATAPI_DRIVE_NOT_READY 100
1849 #define ATAPI_UNIT_ATTN 10
1851 unsigned char atapi_issue_autoreq(int device,
1854 unsigned char *buffer, int buflen)
1856 unsigned char sense_data[18], sense_ccb[12];
1857 unsigned char res, key, asc, ascq;
1858 int notready, unitattn;
1860 unitattn = ATAPI_UNIT_ATTN;
1861 notready = ATAPI_DRIVE_NOT_READY;
1864 res = atapi_issue(device, ccb, ccblen, buffer, buflen);
1869 return 0xFF; /* error */
1871 debug("(auto_req)atapi_issue returned sense key %X\n", res);
1873 memset(sense_ccb, 0, sizeof(sense_ccb));
1874 memset(sense_data, 0, sizeof(sense_data));
1875 sense_ccb[0] = ATAPI_CMD_REQ_SENSE;
1876 sense_ccb[4] = 18; /* allocation Length */
1878 res = atapi_issue(device, sense_ccb, 12, sense_data, 18);
1879 key = (sense_data[2] & 0xF);
1880 asc = (sense_data[12]);
1881 ascq = (sense_data[13]);
1883 debug("ATAPI_CMD_REQ_SENSE returned %x\n", res);
1884 debug(" Sense page: %02X key %02X ASC %02X ASCQ %02X\n",
1885 sense_data[0], key, asc, ascq);
1888 return 0; /* ok device ready */
1890 if ((key == 6) || (asc == 0x29) || (asc == 0x28)) { /* Unit Attention */
1891 if (unitattn-- > 0) {
1895 printf("Unit Attention, tried %d\n", ATAPI_UNIT_ATTN);
1898 if ((asc == 0x4) && (ascq == 0x1)) {
1899 /* not ready, but will be ready soon */
1900 if (notready-- > 0) {
1904 printf("Drive not ready, tried %d times\n",
1905 ATAPI_DRIVE_NOT_READY);
1909 debug("Media not present\n");
1913 printf("ERROR: Unknown Sense key %02X ASC %02X ASCQ %02X\n", key, asc,
1916 debug("ERROR Sense key %02X ASC %02X ASCQ %02X\n", key, asc, ascq);
1921 static void atapi_inquiry(block_dev_desc_t *dev_desc)
1923 unsigned char ccb[12]; /* Command descriptor block */
1924 unsigned char iobuf[64]; /* temp buf */
1928 device = dev_desc->dev;
1929 dev_desc->type = DEV_TYPE_UNKNOWN; /* not yet valid */
1930 dev_desc->block_read = atapi_read;
1932 memset(ccb, 0, sizeof(ccb));
1933 memset(iobuf, 0, sizeof(iobuf));
1935 ccb[0] = ATAPI_CMD_INQUIRY;
1936 ccb[4] = 40; /* allocation Legnth */
1937 c = atapi_issue_autoreq(device, ccb, 12, (unsigned char *) iobuf, 40);
1939 debug("ATAPI_CMD_INQUIRY returned %x\n", c);
1943 /* copy device ident strings */
1944 ident_cpy((unsigned char *) dev_desc->vendor, &iobuf[8], 8);
1945 ident_cpy((unsigned char *) dev_desc->product, &iobuf[16], 16);
1946 ident_cpy((unsigned char *) dev_desc->revision, &iobuf[32], 5);
1950 dev_desc->blksz = 0;
1951 dev_desc->type = iobuf[0] & 0x1f;
1953 if ((iobuf[1] & 0x80) == 0x80)
1954 dev_desc->removable = 1;
1956 dev_desc->removable = 0;
1958 memset(ccb, 0, sizeof(ccb));
1959 memset(iobuf, 0, sizeof(iobuf));
1960 ccb[0] = ATAPI_CMD_START_STOP;
1961 ccb[4] = 0x03; /* start */
1963 c = atapi_issue_autoreq(device, ccb, 12, (unsigned char *) iobuf, 0);
1965 debug("ATAPI_CMD_START_STOP returned %x\n", c);
1969 memset(ccb, 0, sizeof(ccb));
1970 memset(iobuf, 0, sizeof(iobuf));
1971 c = atapi_issue_autoreq(device, ccb, 12, (unsigned char *) iobuf, 0);
1973 debug("ATAPI_CMD_UNIT_TEST_READY returned %x\n", c);
1977 memset(ccb, 0, sizeof(ccb));
1978 memset(iobuf, 0, sizeof(iobuf));
1979 ccb[0] = ATAPI_CMD_READ_CAP;
1980 c = atapi_issue_autoreq(device, ccb, 12, (unsigned char *) iobuf, 8);
1981 debug("ATAPI_CMD_READ_CAP returned %x\n", c);
1985 debug("Read Cap: LBA %02X%02X%02X%02X blksize %02X%02X%02X%02X\n",
1986 iobuf[0], iobuf[1], iobuf[2], iobuf[3],
1987 iobuf[4], iobuf[5], iobuf[6], iobuf[7]);
1989 dev_desc->lba = ((unsigned long) iobuf[0] << 24) +
1990 ((unsigned long) iobuf[1] << 16) +
1991 ((unsigned long) iobuf[2] << 8) + ((unsigned long) iobuf[3]);
1992 dev_desc->blksz = ((unsigned long) iobuf[4] << 24) +
1993 ((unsigned long) iobuf[5] << 16) +
1994 ((unsigned long) iobuf[6] << 8) + ((unsigned long) iobuf[7]);
1996 /* ATAPI devices cannot use 48bit addressing (ATA/ATAPI v7) */
1997 dev_desc->lba48 = 0;
2005 * we transfer only one block per command, since the multiple DRQ per
2006 * command is not yet implemented
2008 #define ATAPI_READ_MAX_BYTES 2048 /* we read max 2kbytes */
2009 #define ATAPI_READ_BLOCK_SIZE 2048 /* assuming CD part */
2010 #define ATAPI_READ_MAX_BLOCK (ATAPI_READ_MAX_BYTES/ATAPI_READ_BLOCK_SIZE)
2012 ulong atapi_read(int device, lbaint_t blknr, ulong blkcnt, void *buffer)
2015 unsigned char ccb[12]; /* Command descriptor block */
2018 debug("atapi_read dev %d start %lX, blocks %lX buffer at %lX\n",
2019 device, blknr, blkcnt, (ulong) buffer);
2022 if (blkcnt > ATAPI_READ_MAX_BLOCK)
2023 cnt = ATAPI_READ_MAX_BLOCK;
2027 ccb[0] = ATAPI_CMD_READ_12;
2028 ccb[1] = 0; /* reserved */
2029 ccb[2] = (unsigned char) (blknr >> 24) & 0xFF; /* MSB Block */
2030 ccb[3] = (unsigned char) (blknr >> 16) & 0xFF; /* */
2031 ccb[4] = (unsigned char) (blknr >> 8) & 0xFF;
2032 ccb[5] = (unsigned char) blknr & 0xFF; /* LSB Block */
2033 ccb[6] = (unsigned char) (cnt >> 24) & 0xFF; /* MSB Block cnt */
2034 ccb[7] = (unsigned char) (cnt >> 16) & 0xFF;
2035 ccb[8] = (unsigned char) (cnt >> 8) & 0xFF;
2036 ccb[9] = (unsigned char) cnt & 0xFF; /* LSB Block */
2037 ccb[10] = 0; /* reserved */
2038 ccb[11] = 0; /* reserved */
2040 if (atapi_issue_autoreq(device, ccb, 12,
2041 (unsigned char *) buffer,
2042 cnt * ATAPI_READ_BLOCK_SIZE)
2049 buffer += (cnt * ATAPI_READ_BLOCK_SIZE);
2050 } while (blkcnt > 0);
2054 /* ------------------------------------------------------------------------- */
2056 #endif /* CONFIG_ATAPI */
2058 U_BOOT_CMD(ide, 5, 1, do_ide,
2060 "reset - reset IDE controller\n"
2061 "ide info - show available IDE devices\n"
2062 "ide device [dev] - show or set current device\n"
2063 "ide part [dev] - print partition table of one or all IDE devices\n"
2064 "ide read addr blk# cnt\n"
2065 "ide write addr blk# cnt - read/write `cnt'"
2066 " blocks starting at block `blk#'\n"
2067 " to/from memory address `addr'");
2069 U_BOOT_CMD(diskboot, 3, 1, do_diskboot,
2070 "boot from IDE device", "loadAddr dev:part");