3 * Gerald Kerma <dreagle@doukki.net>
4 * Tony Dinh <mibodhi@gmail.com>
6 * SPDX-License-Identifier: GPL-2.0+
11 #include <asm/arch/cpu.h>
12 #include <asm/arch/soc.h>
13 #include <asm/arch/mpp.h>
17 DECLARE_GLOBAL_DATA_PTR;
19 int board_early_init_f(void)
22 * default gpio configuration
23 * There are maximum 64 gpios controlled through 2 sets of registers
24 * the below configuration configures mainly initial LED status
26 mvebu_config_gpio(NSA310S_VAL_LOW, NSA310S_VAL_HIGH,
27 NSA310S_OE_LOW, NSA310S_OE_HIGH);
29 /* (all LEDs & power off active high) */
30 /* Multi-Purpose Pins Functionality configuration */
31 static const u32 kwmpp_config[] = {
70 kirkwood_mpp_conf(kwmpp_config, NULL);
76 /* address of boot parameters */
77 gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
82 #ifdef CONFIG_RESET_PHY_R
87 char *name = "egiga0";
89 if (miiphy_set_current_dev(name))
92 /* read PHY dev address */
93 if (miiphy_read(name, 0xee, 0xee, (u16 *) &phyaddr)) {
94 printf("could not read PHY dev address\n");
99 miiphy_write(name, phyaddr, MV88E1318_PGADR_REG, MV88E1318_MAC_CTRL_PG);
100 miiphy_read(name, phyaddr, MV88E1318_MAC_CTRL_REG, ®);
101 reg |= (MV88E1318_RGMII_RX_CTRL | MV88E1318_RGMII_TX_CTRL);
102 miiphy_write(name, phyaddr, MV88E1318_MAC_CTRL_REG, reg);
103 miiphy_write(name, phyaddr, MV88E1318_PGADR_REG, 0);
106 if (miiphy_reset(name, phyaddr))
110 * ZyXEL NSA310S uses the 88E1310S Alaska (interface identical to 88E1318)
111 * and has an MCU attached to the LED[2] via tristate interrupt
114 /* switch to LED register page */
115 miiphy_write(name, phyaddr, MV88E1318_PGADR_REG, MV88E1318_LED_PG);
116 /* read out LED polarity register */
117 miiphy_read(name, phyaddr, MV88E1318_LED_POL_REG, ®);
118 /* clear 4, set 5 - LED2 low, tri-state */
119 reg &= ~(MV88E1318_LED2_4);
120 reg |= (MV88E1318_LED2_5);
121 /* write back LED polarity register */
122 miiphy_write(name, phyaddr, MV88E1318_LED_POL_REG, reg);
123 /* jump back to page 0, per the PHY chip documenation. */
124 miiphy_write(name, phyaddr, MV88E1318_PGADR_REG, 0);
126 /* set PHY back to auto-negotiation mode */
127 miiphy_write(name, phyaddr, 0x4, 0x1e1);
128 miiphy_write(name, phyaddr, 0x9, 0x300);
130 miiphy_write(name, phyaddr, 0x10, 0x3860);
131 miiphy_write(name, phyaddr, 0x0, 0x9140);
133 #endif /* CONFIG_RESET_PHY_R */