1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2010-2014
4 * NVIDIA Corporation <www.nvidia.com>
9 #include <asm/arch/clock.h>
10 #include <asm/arch/flow.h>
11 #include <asm/arch/pinmux.h>
12 #include <asm/arch/tegra.h>
13 #include <asm/arch-tegra/clk_rst.h>
14 #include <asm/arch-tegra/pmc.h>
17 /* Tegra114-specific CPU init code */
18 static void enable_cpu_power_rail(void)
20 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
21 struct clk_rst_ctlr *clkrst = (struct clk_rst_ctlr *)NV_PA_CLK_RST_BASE;
24 debug("%s entry\n", __func__);
26 /* un-tristate PWR_I2C SCL/SDA, rest of the defaults are correct */
27 pinmux_tristate_disable(PMUX_PINGRP_PWR_I2C_SCL_PZ6);
28 pinmux_tristate_disable(PMUX_PINGRP_PWR_I2C_SDA_PZ7);
31 * Set CPUPWRGOOD_TIMER - APB clock is 1/2 of SCLK (102MHz),
32 * set it for 25ms (102MHz * .025)
35 writel(reg, &pmc->pmc_cpupwrgood_timer);
37 /* Set polarity to 0 (normal) and enable CPUPWRREQ_OE */
38 clrbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_POL);
39 setbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_OE);
42 * Set CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH
43 * to 408 to satisfy the requirement of having at least 16 CPU clock
44 * cycles before clamp removal.
47 clrbits_le32(&clkrst->crc_cpu_softrst_ctrl2, 0xFFF);
48 setbits_le32(&clkrst->crc_cpu_softrst_ctrl2, 408);
51 static void enable_cpu_clocks(void)
53 struct clk_rst_ctlr *clkrst = (struct clk_rst_ctlr *)NV_PA_CLK_RST_BASE;
54 struct clk_pll_info *pllinfo = &tegra_pll_info_table[CLOCK_ID_XCPU];
57 debug("%s entry\n", __func__);
59 /* Wait for PLL-X to lock */
61 reg = readl(&clkrst->crc_pll_simple[SIMPLE_PLLX].pll_base);
62 } while ((reg & (1 << pllinfo->lock_det)) == 0);
64 /* Wait until all clocks are stable */
65 udelay(PLL_STABILIZATION_DELAY);
67 writel(CCLK_BURST_POLICY, &clkrst->crc_cclk_brst_pol);
68 writel(SUPER_CCLK_DIVIDER, &clkrst->crc_super_cclk_div);
70 /* Always enable the main CPU complex clocks */
71 clock_enable(PERIPH_ID_CPU);
72 clock_enable(PERIPH_ID_CPULP);
73 clock_enable(PERIPH_ID_CPUG);
76 static void remove_cpu_resets(void)
78 struct clk_rst_ctlr *clkrst = (struct clk_rst_ctlr *)NV_PA_CLK_RST_BASE;
81 debug("%s entry\n", __func__);
82 /* Take the slow non-CPU partition out of reset */
83 reg = readl(&clkrst->crc_rst_cpulp_cmplx_clr);
84 writel((reg | CLR_NONCPURESET), &clkrst->crc_rst_cpulp_cmplx_clr);
86 /* Take the fast non-CPU partition out of reset */
87 reg = readl(&clkrst->crc_rst_cpug_cmplx_clr);
88 writel((reg | CLR_NONCPURESET), &clkrst->crc_rst_cpug_cmplx_clr);
90 /* Clear the SW-controlled reset of the slow cluster */
91 reg = readl(&clkrst->crc_rst_cpulp_cmplx_clr);
92 reg |= (CLR_CPURESET0+CLR_DBGRESET0+CLR_CORERESET0+CLR_CXRESET0);
93 writel(reg, &clkrst->crc_rst_cpulp_cmplx_clr);
95 /* Clear the SW-controlled reset of the fast cluster */
96 reg = readl(&clkrst->crc_rst_cpug_cmplx_clr);
97 reg |= (CLR_CPURESET0+CLR_DBGRESET0+CLR_CORERESET0+CLR_CXRESET0);
98 reg |= (CLR_CPURESET1+CLR_DBGRESET1+CLR_CORERESET1+CLR_CXRESET1);
99 reg |= (CLR_CPURESET2+CLR_DBGRESET2+CLR_CORERESET2+CLR_CXRESET2);
100 reg |= (CLR_CPURESET3+CLR_DBGRESET3+CLR_CORERESET3+CLR_CXRESET3);
101 writel(reg, &clkrst->crc_rst_cpug_cmplx_clr);
105 * Tegra114 requires some special clock initialization, including setting up
106 * the DVC I2C, turning on MSELECT and selecting the G CPU cluster
108 void t114_init_clocks(void)
110 struct clk_rst_ctlr *clkrst =
111 (struct clk_rst_ctlr *)NV_PA_CLK_RST_BASE;
112 struct flow_ctlr *flow = (struct flow_ctlr *)NV_PA_FLOW_BASE;
115 debug("%s entry\n", __func__);
117 /* Set active CPU cluster to G */
118 clrbits_le32(&flow->cluster_control, 1);
120 writel(SUPER_SCLK_ENB_MASK, &clkrst->crc_super_sclk_div);
122 debug("Setting up PLLX\n");
125 val = (1 << CLK_SYS_RATE_AHB_RATE_SHIFT);
126 writel(val, &clkrst->crc_clk_sys_rate);
128 /* Enable clocks to required peripherals. TBD - minimize this list */
129 debug("Enabling clocks\n");
131 clock_set_enable(PERIPH_ID_CACHE2, 1);
132 clock_set_enable(PERIPH_ID_GPIO, 1);
133 clock_set_enable(PERIPH_ID_TMR, 1);
134 clock_set_enable(PERIPH_ID_RTC, 1);
135 clock_set_enable(PERIPH_ID_CPU, 1);
136 clock_set_enable(PERIPH_ID_EMC, 1);
137 clock_set_enable(PERIPH_ID_I2C5, 1);
138 clock_set_enable(PERIPH_ID_FUSE, 1);
139 clock_set_enable(PERIPH_ID_PMC, 1);
140 clock_set_enable(PERIPH_ID_APBDMA, 1);
141 clock_set_enable(PERIPH_ID_MEM, 1);
142 clock_set_enable(PERIPH_ID_IRAMA, 1);
143 clock_set_enable(PERIPH_ID_IRAMB, 1);
144 clock_set_enable(PERIPH_ID_IRAMC, 1);
145 clock_set_enable(PERIPH_ID_IRAMD, 1);
146 clock_set_enable(PERIPH_ID_CORESIGHT, 1);
147 clock_set_enable(PERIPH_ID_MSELECT, 1);
148 clock_set_enable(PERIPH_ID_EMC1, 1);
149 clock_set_enable(PERIPH_ID_MC1, 1);
150 clock_set_enable(PERIPH_ID_DVFS, 1);
153 * Set MSELECT clock source as PLLP (00), and ask for a clock
154 * divider that would set the MSELECT clock at 102MHz for a
155 * PLLP base of 408MHz.
157 clock_ll_set_source_divisor(PERIPH_ID_MSELECT, 0,
158 CLK_DIVIDER(NVBL_PLLP_KHZ, 102000));
160 /* I2C5 (DVC) gets CLK_M and a divisor of 17 */
161 clock_ll_set_source_divisor(PERIPH_ID_I2C5, 3, 16);
163 /* Give clocks time to stabilize */
166 /* Take required peripherals out of reset */
167 debug("Taking periphs out of reset\n");
168 reset_set_enable(PERIPH_ID_CACHE2, 0);
169 reset_set_enable(PERIPH_ID_GPIO, 0);
170 reset_set_enable(PERIPH_ID_TMR, 0);
171 reset_set_enable(PERIPH_ID_COP, 0);
172 reset_set_enable(PERIPH_ID_EMC, 0);
173 reset_set_enable(PERIPH_ID_I2C5, 0);
174 reset_set_enable(PERIPH_ID_FUSE, 0);
175 reset_set_enable(PERIPH_ID_APBDMA, 0);
176 reset_set_enable(PERIPH_ID_MEM, 0);
177 reset_set_enable(PERIPH_ID_CORESIGHT, 0);
178 reset_set_enable(PERIPH_ID_MSELECT, 0);
179 reset_set_enable(PERIPH_ID_EMC1, 0);
180 reset_set_enable(PERIPH_ID_MC1, 0);
181 reset_set_enable(PERIPH_ID_DVFS, 0);
183 debug("%s exit\n", __func__);
186 static bool is_partition_powered(u32 partid)
188 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
191 /* Get power gate status */
192 reg = readl(&pmc->pmc_pwrgate_status);
193 return !!(reg & (1 << partid));
196 static bool is_clamp_enabled(u32 partid)
198 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
201 /* Get clamp status. */
202 reg = readl(&pmc->pmc_clamp_status);
203 return !!(reg & (1 << partid));
206 static void power_partition(u32 partid)
208 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
210 debug("%s: part ID = %08X\n", __func__, partid);
211 /* Is the partition already on? */
212 if (!is_partition_powered(partid)) {
213 /* No, toggle the partition power state (OFF -> ON) */
214 debug("power_partition, toggling state\n");
215 writel(START_CP | partid, &pmc->pmc_pwrgate_toggle);
217 /* Wait for the power to come up */
218 while (!is_partition_powered(partid))
221 /* Wait for the clamp status to be cleared */
222 while (is_clamp_enabled(partid))
225 /* Give I/O signals time to stabilize */
226 udelay(IO_STABILIZATION_DELAY);
230 void powerup_cpus(void)
232 /* We boot to the fast cluster */
233 debug("%s entry: G cluster\n", __func__);
235 /* Power up the fast cluster rail partition */
236 power_partition(CRAIL);
238 /* Power up the fast cluster non-CPU partition */
239 power_partition(C0NC);
241 /* Power up the fast cluster CPU0 partition */
242 power_partition(CE0);
245 void start_cpu(u32 reset_vector)
249 debug("%s entry, reset_vector = %x\n", __func__, reset_vector);
254 enable_cpu_power_rail();
256 /* Get the CPU(s) running */
259 /* Enable CoreSight */
260 clock_enable_coresight(1);
262 /* Take CPU(s) out of reset */
265 /* Set the entry point for CPU execution from reset */
268 * A01P with patched boot ROM; vector hard-coded to 0x4003fffc.
269 * See nvbug 1193357 for details.
272 /* mov r0, #lsb(reset_vector) */
273 imme = reset_vector & 0xffff;
275 inst |= ((imme >> 12) << 16);
277 writel(inst, 0x4003fff0);
279 /* movt r0, #msb(reset_vector) */
280 imme = (reset_vector >> 16) & 0xffff;
282 inst |= ((imme >> 12) << 16);
284 writel(inst, 0x4003fff4);
287 writel(0xe12fff10, 0x4003fff8);
291 inst = (imme >> 2) & 0xffffff;
293 writel(inst, 0x4003fffc);
295 /* Write to original location for compatibility */
296 writel(reset_vector, EXCEP_VECTOR_CPU_RESET_VECTOR);
298 /* If the CPU(s) don't already have power, power 'em up */