2 * [origin: Linux kernel arch/arm/mach-at91/include/mach/at91_wdt.h]
4 * Copyright (C) 2008 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
5 * Copyright (C) 2007 Andrew Victor
6 * Copyright (C) 2007 Atmel Corporation.
8 * Watchdog Timer (WDT) - System peripherals regsters.
9 * Based on AT91SAM9261 datasheet revision D.
11 * SPDX-License-Identifier: GPL-2.0+
19 #define AT91_ASM_WDT_MR (ATMEL_BASE_WDT + 0x04)
23 typedef struct at91_wdt {
31 #define AT91_WDT_CR_WDRSTT 1
32 #define AT91_WDT_CR_KEY 0xa5000000 /* KEY Password */
34 #define AT91_WDT_MR_WDV(x) (x & 0xfff)
35 #define AT91_WDT_MR_WDFIEN 0x00001000
36 #define AT91_WDT_MR_WDRSTEN 0x00002000
37 #define AT91_WDT_MR_WDRPROC 0x00004000
38 #define AT91_WDT_MR_WDDIS 0x00008000
39 #define AT91_WDT_MR_WDD(x) ((x & 0xfff) << 16)
40 #define AT91_WDT_MR_WDDBGHLT 0x10000000
41 #define AT91_WDT_MR_WDIDLEHLT 0x20000000
43 #ifdef CONFIG_AT91_LEGACY
45 #define AT91_WDT_CR (AT91_WDT + 0x00) /* Watchdog Control Register */
46 #define AT91_WDT_WDRSTT (1 << 0) /* Restart */
47 #define AT91_WDT_KEY (0xa5 << 24) /* KEY Password */
49 #define AT91_WDT_MR (AT91_WDT + 0x04) /* Watchdog Mode Register */
50 #define AT91_WDT_WDV (0xfff << 0) /* Counter Value */
51 #define AT91_WDT_WDFIEN (1 << 12) /* Fault Interrupt Enable */
52 #define AT91_WDT_WDRSTEN (1 << 13) /* Reset Processor */
53 #define AT91_WDT_WDRPROC (1 << 14) /* Timer Restart */
54 #define AT91_WDT_WDDIS (1 << 15) /* Watchdog Disable */
55 #define AT91_WDT_WDD (0xfff << 16) /* Delta Value */
56 #define AT91_WDT_WDDBGHLT (1 << 28) /* Debug Halt */
57 #define AT91_WDT_WDIDLEHLT (1 << 29) /* Idle Halt */
59 #define AT91_WDT_SR (AT91_WDT + 0x08) /* Watchdog Status Register */
60 #define AT91_WDT_WDUNF (1 << 0) /* Watchdog Underflow */
61 #define AT91_WDT_WDERR (1 << 1) /* Watchdog Error */
63 #endif /* CONFIG_AT91_LEGACY */