arch/arm/dts/dra72-evm-revc.dts

   1 /*
   2  * Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
   3  *
   4  * This program is free software; you can redistribute it and/or modify
   5  * it under the terms of the GNU General Public License version 2 as
   6  * published by the Free Software Foundation.
   7  */
   8 #include "dra72-evm-common.dtsi"
   9 #include "dra72x-mmc-iodelay.dtsi"
  10 #include <dt-bindings/net/ti-dp83867.h>
  11
  12 / {
  13         model = "TI DRA722 Rev C EVM";
  14
  15         memory@0 {
  16                 device_type = "memory";
  17                 reg = <0x0 0x80000000 0x0 0x80000000>; /* 2GB */
  18         };
  19
  20         evm_1v8_sw: fixedregulator-evm_1v8 {
  21                 compatible = "regulator-fixed";
  22                 regulator-name = "evm_1v8";
  23                 regulator-min-microvolt = <1800000>;
  24                 regulator-max-microvolt = <1800000>;
  25                 vin-supply = <&smps4_reg>;
  26                 regulator-always-on;
  27                 regulator-boot-on;
  28         };
  29 };
  30
  31 &i2c1 {
  32         tps65917: tps65917@58 {
  33                 reg = <0x58>;
  34
  35                 interrupts = <GIC_SPI 2 IRQ_TYPE_NONE>;  /* IRQ_SYS_1N */
  36         };
  37 };
  38
  39 #include "dra72-evm-tps65917.dtsi"
  40
  41 &ldo2_reg {
  42         /* LDO2_OUT --> VDDA_1V8_PHY2 */
  43         regulator-always-on;
  44         regulator-boot-on;
  45 };
  46
  47 &hdmi {
  48         vdda-supply = <&ldo2_reg>;
  49 };
  50
  51 &pcf_gpio_21 {
  52         interrupt-parent = <&gpio3>;
  53         interrupts = <30 IRQ_TYPE_EDGE_FALLING>;
  54 };
  55
  56 &mac {
  57         mode-gpios = <&pcf_gpio_21 4 GPIO_ACTIVE_LOW>,
  58                      <&pcf_hdmi 9 GPIO_ACTIVE_LOW>,     /* P11 */
  59                      <&pcf_hdmi 10 GPIO_ACTIVE_LOW>;    /* P12 */
  60         dual_emac;
  61 };
  62
  63 &cpsw_emac0 {
  64         phy_id = <&davinci_mdio>, <2>;
  65         phy-mode = "rgmii-id";
  66         dual_emac_res_vlan = <1>;
  67 };
  68
  69 &cpsw_emac1 {
  70         phy_id = <&davinci_mdio>, <3>;
  71         phy-mode = "rgmii-id";
  72         dual_emac_res_vlan = <2>;
  73 };
  74
  75 &davinci_mdio {
  76         dp83867_0: ethernet-phy@2 {
  77                 reg = <2>;
  78                 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
  79                 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
  80                 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
  81                 ti,min-output-impedance;
  82                 interrupt-parent = <&gpio6>;
  83                 interrupts = <16 IRQ_TYPE_EDGE_FALLING>;
  84                 ti,dp83867-rxctrl-strap-quirk;
  85         };
  86
  87         dp83867_1: ethernet-phy@3 {
  88                 reg = <3>;
  89                 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
  90                 ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
  91                 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
  92                 ti,min-output-impedance;
  93                 interrupt-parent = <&gpio6>;
  94                 interrupts = <16 IRQ_TYPE_EDGE_FALLING>;
  95                 ti,dp83867-rxctrl-strap-quirk;
  96         };
  97 };
  98
  99 &mmc1 {
 100         pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
 101         pinctrl-0 = <&mmc1_pins_default>;
 102         pinctrl-1 = <&mmc1_pins_hs>;
 103         pinctrl-2 = <&mmc1_pins_sdr12>;
 104         pinctrl-3 = <&mmc1_pins_sdr25>;
 105         pinctrl-4 = <&mmc1_pins_sdr50>;
 106         pinctrl-5 = <&mmc1_pins_ddr50_rev20 &mmc1_iodelay_ddr50_conf>;
 107         pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>;
 108         vqmmc-supply = <&ldo1_reg>;
 109 };
 110
 111 &mmc2 {
 112         pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v";
 113         pinctrl-0 = <&mmc2_pins_default>;
 114         pinctrl-1 = <&mmc2_pins_hs>;
 115         pinctrl-2 = <&mmc2_pins_ddr_rev20 &mmc2_iodelay_ddr_conf>;
 116         pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>;
 117         vmmc-supply = <&evm_1v8_sw>;
 118 };