2 * (C) Copyright 2014 - 2015 Xilinx, Inc.
3 * Michal Simek <michal.simek@xilinx.com>
5 * SPDX-License-Identifier: GPL-2.0+
9 #include <asm/arch/hardware.h>
10 #include <asm/arch/sys_proto.h>
13 #define ZYNQ_SILICON_VER_MASK 0xF000
14 #define ZYNQ_SILICON_VER_SHIFT 12
16 DECLARE_GLOBAL_DATA_PTR;
18 static unsigned int zynqmp_get_silicon_version_secure(void)
22 ver = readl(&csu_base->version);
23 ver &= ZYNQMP_SILICON_VER_MASK;
24 ver >>= ZYNQMP_SILICON_VER_SHIFT;
29 unsigned int zynqmp_get_silicon_version(void)
31 if (current_el() == 3)
32 return zynqmp_get_silicon_version_secure();
34 gd->cpu_clk = get_tbclk();
36 switch (gd->cpu_clk) {
38 return ZYNQMP_CSU_VERSION_VELOCE;
40 return ZYNQMP_CSU_VERSION_QEMU;
43 return ZYNQMP_CSU_VERSION_EP108;
46 #ifndef CONFIG_SYS_DCACHE_OFF
47 #include <asm/armv8/mmu.h>
49 #define SECTION_SHIFT_L1 30UL
50 #define SECTION_SHIFT_L2 21UL
51 #define BLOCK_SIZE_L0 0x8000000000UL
52 #define BLOCK_SIZE_L1 (1 << SECTION_SHIFT_L1)
53 #define BLOCK_SIZE_L2 (1 << SECTION_SHIFT_L2)
55 #define TCR_TG1_4K (1 << 31)
56 #define TCR_EPD1_DISABLE (1 << 23)
57 #define ZYNQMO_VA_BITS 40
58 #define ZYNQMP_TCR TCR_TG1_4K | \
64 TCR_T0SZ(ZYNQMO_VA_BITS)
66 #define MEMORY_ATTR PMD_SECT_AF | PMD_SECT_INNER_SHARE | \
67 PMD_ATTRINDX(MT_NORMAL) | \
69 #define DEVICE_ATTR PMD_SECT_AF | PMD_SECT_PXN | \
70 PMD_SECT_UXN | PMD_ATTRINDX(MT_DEVICE_NGNRNE) | \
73 /* 4K size is required to place 512 entries in each level */
74 #define TLB_TABLE_SIZE 0x1000
81 static struct attr_tbl attr_tbll1t0[4] = { {16, 0x0},
86 static struct attr_tbl attr_tbll2t3[4] = { {0x180, DEVICE_ATTR},
93 * This mmu table looks as below
94 * Level 0 table contains two entries to 512GB sizes. One is Level1 Table 0
95 * and other Level1 Table1.
96 * Level1 Table0 contains entries for each 1GB from 0 to 511GB.
97 * Level1 Table1 contains entries for each 1GB from 512GB to 1TB.
98 * Level2 Table0, Level2 Table1, Level2 Table2 and Level2 Table3 contains
99 * entries for each 2MB starting from 0GB, 1GB, 2GB and 3GB respectively.
101 static void zynqmp_mmu_setup(void)
105 u64 i, section_l1t0, section_l1t1;
106 u64 section_l2t0, section_l2t1, section_l2t2, section_l2t3;
107 u64 *level0_table = (u64 *)gd->arch.tlb_addr;
108 u64 *level1_table_0 = (u64 *)(gd->arch.tlb_addr + TLB_TABLE_SIZE);
109 u64 *level1_table_1 = (u64 *)(gd->arch.tlb_addr + (2 * TLB_TABLE_SIZE));
110 u64 *level2_table_0 = (u64 *)(gd->arch.tlb_addr + (3 * TLB_TABLE_SIZE));
111 u64 *level2_table_1 = (u64 *)(gd->arch.tlb_addr + (4 * TLB_TABLE_SIZE));
112 u64 *level2_table_2 = (u64 *)(gd->arch.tlb_addr + (5 * TLB_TABLE_SIZE));
113 u64 *level2_table_3 = (u64 *)(gd->arch.tlb_addr + (6 * TLB_TABLE_SIZE));
116 (u64)level1_table_0 | PMD_TYPE_TABLE;
118 (u64)level1_table_1 | PMD_TYPE_TABLE;
121 * set level 1 table 0, covering 0 to 512GB
122 * set level 1 table 1, covering 512GB to 1TB
125 section_l1t1 = BLOCK_SIZE_L0;
128 for (i = 0; i < 512; i++) {
129 level1_table_0[i] = section_l1t0;
130 level1_table_0[i] |= attr_tbll1t0[index_attr].attr;
131 attr_tbll1t0[index_attr].num--;
132 if (attr_tbll1t0[index_attr].num == 0)
134 level1_table_1[i] = section_l1t1;
135 level1_table_1[i] |= DEVICE_ATTR;
136 section_l1t0 += BLOCK_SIZE_L1;
137 section_l1t1 += BLOCK_SIZE_L1;
141 (u64)level2_table_0 | PMD_TYPE_TABLE;
143 (u64)level2_table_1 | PMD_TYPE_TABLE;
145 (u64)level2_table_2 | PMD_TYPE_TABLE;
147 (u64)level2_table_3 | PMD_TYPE_TABLE;
150 section_l2t1 = section_l2t0 + BLOCK_SIZE_L1; /* 1GB */
151 section_l2t2 = section_l2t1 + BLOCK_SIZE_L1; /* 2GB */
152 section_l2t3 = section_l2t2 + BLOCK_SIZE_L1; /* 3GB */
156 for (i = 0; i < 512; i++) {
157 level2_table_0[i] = section_l2t0 | MEMORY_ATTR;
158 level2_table_1[i] = section_l2t1 | MEMORY_ATTR;
159 level2_table_2[i] = section_l2t2 | DEVICE_ATTR;
160 level2_table_3[i] = section_l2t3 |
161 attr_tbll2t3[index_attr].attr;
162 attr_tbll2t3[index_attr].num--;
163 if (attr_tbll2t3[index_attr].num == 0)
165 section_l2t0 += BLOCK_SIZE_L2;
166 section_l2t1 += BLOCK_SIZE_L2;
167 section_l2t2 += BLOCK_SIZE_L2;
168 section_l2t3 += BLOCK_SIZE_L2;
171 /* flush new MMU table */
172 flush_dcache_range(gd->arch.tlb_addr,
173 gd->arch.tlb_addr + gd->arch.tlb_size);
175 /* point TTBR to the new table */
177 set_ttbr_tcr_mair(el, gd->arch.tlb_addr,
178 ZYNQMP_TCR, MEMORY_ATTRIBUTES);
180 set_sctlr(get_sctlr() | CR_M);
183 int arch_cpu_init(void)
186 __asm_invalidate_dcache_all();
187 __asm_invalidate_tlb_all();
192 * This function is called from lib/board.c.
193 * It recreates MMU table in main memory. MMU and d-cache are enabled earlier.
194 * There is no need to disable d-cache for this operation.
196 void enable_caches(void)
198 /* The data cache is not active unless the mmu is enabled */
199 if (!(get_sctlr() & CR_M)) {
200 invalidate_dcache_all();
201 __asm_invalidate_tlb_all();
204 puts("Enabling Caches...\n");
206 set_sctlr(get_sctlr() | CR_C);
209 u64 *arch_get_page_table(void)
211 return (u64 *)(gd->arch.tlb_addr + 0x3000);